

TFT LCD Preliminary Specification

MODEL NO.: N141I1 - L04

Customer:	
Approved by:	
Note:	
	10

Liquid Crystal	Display Division
QRA Division.	OA Head Division.
Approval	Approval
94. S. 5	株 94. 9. 2 添仁






- CONTENTS -

REVISION HISTORY	 3
1. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS	 5
2. ABSOLUTE MAXIMUM RATINGS 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2 ELECTRICAL ABSOLUTE RATINGS 2.2.1 TFT LCD MODULE 2.2.2 BACKLIGHT UNIT	 6
3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE 3.2 BACKLIGHT UNIT	 8
4. BLOCK DIAGRAM 4.1 TFT LCD MODULE 4.2 BACKLIGHT UNIT	 12
5. INPUT TERMINAL PIN ASSIGNMENT 5.1 TFT LCD MODULE 5.2 BACKLIGHT UNIT 5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL 5.4 COLOR DATA INPUT ASSIGNMENT 5.5 EDID DATA STRUCTURE	 13
6. INVERTER SPECIFICATION 6.1 CONNECTOR TYPE 6.2 INPUT CONNECTOR PIN ASSIGNMENT 6.3 OUTPUT CONNECTOR PIN ASSIGNMENT 6.4 GENERAL ELECTRICAL SPECIFICATION	 17
7. INTERFACE TIMING 7.1 INPUT SIGNAL TIMING SPECIFICATIONS 7.2 POWER ON/OFF SEQUENCE	 22
8. OPTICAL CHARACTERISTICS 8.1 TEST CONDITIONS 8.2 OPTICAL SPECIFICATIONS	 24
9. PRECAUTIONS 9.1 HANDLING PRECAUTIONS 9.2 STORAGE PRECAUTIONS 9.3 OPERATION PRECAUTIONS	 28
10. PACKING 10.1 CARTON 10.2 PALLET	 29



Preliminary

11. DEFINITION OF LABELS 11.1 CMO MODULE LABEL 11.2 CMO CARTON LABE 31







REVISION HISTORY

Version	Date	Page (New)	Section	Description
1.0	Aug, 30,'05	All	All	Preliminary specification was first issued.

Preliminary

1 GENERAL DESCRIPTION

1.1 OVERVIEW

N141I1 - L04 is a 14.1" TFT Liquid Crystal Display module with single CCFL Backlight unit and 30 pins LVDS interface. This module supports 1280 x 800 WXGA mode and can display 262,144 colors. The optimum viewing angle is at 6 o'clock direction. The inverter module for Backlight is built in.

1.2 FEATURES

- Thin and Light Weight
- WXGA (1280 x 800 pixels) resolution
- DE only mode
- 3.3V LVDS (Low Voltage Differential Signaling) interface with 1 pixel/clock

1.3 APPLICATION

- TFT LCD Notebook

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	303.36(H) X 189.6(V)	mm	(1)
Bezel Opening Area	306.76 (H) x 192.8 (V)	mm	(1)
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1280 x R.G.B. x 800	pixel	-
Pixel Pitch	0.237 (H) x 0.237 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	262,144	color	-
Transmissive Mode	Normally white	-	-
Surface Treatment	Anti-glare , Haze 26,3H	-	-

1.5 MECHANICAL SPECIFICATIONS

It	em	Min.	Тур.	Max.	Unit	Note
	Horizontal(H)	319	319.5	320	mm	
Module Size	Vertical(V)	205	205.5	206	mm	(1)
	Depth(D)		5.2	5.5	mm	
We	eight		400	415	g	(2)
We	eight		415	430	g	(3)

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions

- (2) Weight without inverter
- (3) Weight with inverter.




2 ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	lue	Unit	Note	
item	Symbol	Min.	Max.	Offic	Note	
Storage Temperature	T _{ST}	-20	+60	°C	(1)	
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)	
Shock (Non-Operating)	S _{NOP}	=	200	G	(3), (5)	
Vibration (Non-Operating)	V_{NOP}	-	1.5	G	(4), (5)	


Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta \leq 40 °C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The ambient temperature means the temperature of panel surface.
- Note (3) 2ms, half sine wave, 1 times for $\pm X$, $\pm Y$, $\pm Z$.
- Note (4) 10 ~ 500 Hz, Sweep rate 10min, 30min for X, Y, Z. The fixing condition is shown as below:



Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough

Relative Humidity (%RH)



Preliminary

2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

Item	Symbol	Value		Unit	Note
item	Symbol	Min.	Max.	Offic	Note
Power Supply Voltage	V_{CC}	-0.3	+4.0	V	(1)
Logic Input Voltage	V _{IN}	-0.3	V _{CC} +0.3	V	(1)

2.2.2 BACKLIGHT UNIT

Item	Symbol	Value		Unit	Note	
item	Symbol	Min.	Max.	Offic	Note	
Lamp Voltage	V_L	-	2.5K	V_{RMS}	(1), (2), $I_L = 6.0 \text{ mA}$	
Lamp Current	ΙL	(2.0)	6.5	mA _{RMS}	(1) (2)	
Lamp Frequency	F∟	(45)	80	KHz	(1), (2)	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

Note (2) Specified values are for lamp (Refer to 3.2 for further information).



3 ELECTRICAL CHARACTERISTICS


3.1 TFT LCD MODULE

Ta = 25 ± 2 °C


Parameter		Symbol	Value			Unit	Note	
Faranie	lCI	Symbol	Min.	Тур.	Max.	Offic	NOLE	
Power Supply Voltage		Vcc	3.0	3.3	3.6	V	-	
Ripple Voltage		V_{RP}	-	-	100	mV	-	
Rush Current	Rush Current		-	-	1.5	Α	(2)	
Power Supply Current	White	lcc	-	335	375	mA	(3)a	
I owel Supply Culterit	Black	icc	-	400	450	mA	(3)b	
Logical Input Voltage	"H" Level	V_{IL}	-	-	+100	mV	-	
Logical Input Voltage	"L" Level	V_{IH}	-100	-	-	mV	-	
Terminating Resistor		R _T	-	100	-	Ohm	_	
Power per EBL WG		P _{EBL}	-	3.20	-	W	(4)	

Note (1) The module should be always operated within above ranges.

Note (2) Measurement Conditions:




Vcc rising time is 470us



Note (3) The specified power supply current is under the conditions at Vcc = 3.3 V, Ta = 25 ± 2 °C, $f_v = 60$ Hz, whereas a power dissipation check pattern below is displayed.



a. White Pattern



Active Area





Active Area

- Note (4) The specified power are the sum of LCD panel electronics input power and the inverter input power. Test conditions are as follows.
 - (a) Vcc = 3.3 V, $Ta = 25 \pm 2 \,^{\circ}\text{C}$, $f_v = 60 \,\text{Hz}$,
 - (b) The pattern used is a black and white 32 x 36 checkerboard, slide #100 from the VESA file "Flat Panel Display Monitor Setup Patterns", FPDMSU.ppt.
 - (c) Luminance: 60 nits.
 - (d) The inverter used is provided from <u>Sumida (www.sumida.com.tw)</u>. Please contact Sumida for detail information. CMO provides the inverter in this product.




3.2 BACKLIGHT UNIT

Ta	_	2E		2	00	
17	_	/2	-	/	٠,	

Parameter	Symbol		Value	alue		Note	
Farameter	Syllibol	Min.	Тур.	Max.	Unit	Note	
Lamp Input Voltage	V_L	603	670	737	V_{RMS}	$I_{L} = 6.0 \text{ mA}$	
Lamp Current	ΙL	2.0	6.0	6.5	mA_{RMS}	(1)	
Lamp Turn On Voltage	Vs			1360 (25 °C)	V_{RMS}	(2)	
Lamp rum on voltage				1500 (0 °C)	V_{RMS}	(2)	
Operating Frequency	F_L	(45)		80	KHz	(3)	
Lamp Life Time	L_BL	15,000			Hrs	(5)	
Power Consumption	P_{L}		4.02		W	(4) , $I_L = 6.0 \text{ mA}$	

Note (1) Lamp current is measured by utilizing a high frequency current meter as shown below:



- Note (2) The voltage shown above should be applied to the lamp for more than 1 second after startup.

 Otherwise the lamp may not be turned on.
- Note (3) The lamp frequency may produce interference with horizontal synchronous frequency from the display, and this may cause line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.

Note (4)
$$P_L = I_L \times V_L$$

- Note (5) The lifetime of lamp can be defined as the time in which it continues to operate under the condition Ta = 25 ± 2 °C and I_L = 6 mArms until one of the following events occurs:
 - (a) When the brightness becomes or lower than 50% of its original value.
 - (b) When the effective ignition length becomes or lower than 80% of its original value. (Effective ignition length is defined as an area that has less than 70% brightness compared to the brightness in the center point.)
- Note (6) The waveform of the voltage output of inverter must be area-symmetric and the design of the inverter must have specifications for the modularized lamp. The performance of the Backlight, such as lifetime or brightness, is greatly influenced by the characteristics of the DC-AC inverter for the lamp. All the parameters of an inverter should be carefully designed to avoid producing too much current leakage from high voltage output of the inverter. When designing or ordering the inverter please make sure that a poor lighting caused by the mismatch of the Backlight and the inverter (miss-lighting, flicker, etc.) never occurs. If the above situation is confirmed, the module should be operated in the same manners when it is installed in your instrument.

The output of the inverter must have symmetrical (negative and positive) voltage waveform and symmetrical current waveform.(Unsymmetrical ratio is less than 10%) Please do not use the inverter




Preliminary

which has unsymmetrical voltage and unsymmetrical current and spike wave. Lamp frequency may produce interface with horizontal synchronous frequency and as a result this may cause beat on the display. Therefore lamp frequency shall be as away possible from the horizontal synchronous frequency and from its harmonics in order to prevent interference.

Requirements for a system inverter design, which is intended to have a better display performance, a better power efficiency and a more reliable lamp. It shall help increase the lamp lifetime and reduce its leakage current.

- a. The asymmetry rate of the inverter waveform should be 10% below.
- b. The distortion rate of the waveform should be within $\sqrt{2 \pm 10\%}$.
- c. The ideal sine wave form shall be symmetric in positive and negative polarities.



* Asymmetry rate:

$$|I_{p} - I_{-p}| / I_{rms} * 100\%$$


* Distortion rate

$$I_p (or I_{-p}) / I_{rms}$$




4 BLOCK DIAGRAM

4.1 TFT LCD MODULE



4.2 BACKLIGHT UNIT





INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD MODULE

Pin	Symbol	Description	Polarity	Remark
1	Vss	Ground		
2	Vcc	Power Supply +3.3 V (typical)		
3	Vcc	Power Supply +3.3 V (typical)		
4	V _{EDID}	DDC 3.3V Power		DDC 3.3V Power
5	BIST	Panel BIST enable		
6	CLK _{EDID}	DDC Clock		DDC Clock
7	DATA _{EDID}	DDC Data		DDC Data
8	Rxin0-	LVDS Differential Data Input	Negative	R0~R5,G0
9	Rxin0+	LVDS Differential Data Input	Positive	-
10	Vss	Ground		
11	Rxin1-	LVDS Differential Data Input	Negative	G1~G5, B0, B1
12	Rxin1+	LVDS Differential Data Input	Positive	_
13	Vss	Ground		
14	Rxin2-	LVDS Differential Data Input	Negative	B2~B5, DE, Hsync, Vsync
15	Rxin2+	LVDS Differential Data Input	Positive	
16	Vss	Ground		
17	CLK-	LVDS Clock Data Input	Negative	LVDS Level Clock
18	CLK+	LVDS Clock Data Input	Positive	LVD3 Level Clock
19	Vss	Ground		
20	NC	Non-Connection		
21	NC	Non-Connection		
22	NC	Non-Connection		
23	NC	Non-Connection		
24	NC	Non-Connection		
25	NC	Non-Connection		
26	NC	Non-Connection		
27	NC	Non-Connection		
28	NC	Non-Connection		
29	NC	Non-Connection		
30	NC	Non-Connection		

Note (1) Connector Part No.: JAE-FI-XB30SL-HF11 or equivalent

Note (2) User's connector Part No: FI-X30C2L or equivalent

5.2 BACKLIGHT UNIT


Pin	Symbol	Description	Color
1	HV	High Voltage	Pink
2	LV	Ground	White

Note (1) Connector Part No.: JST- BHSR-02VS-1 or equivalent

Note (2) User's connector Part No.: SM02B-BHSS-1-TB or equivalent



5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL





5.4 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of color versus data input.

									[Data		al							
	Color			Re	ed					Gre	en					BI	ue		
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Red	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	: _	_ :	:	:	:	:	:	:	:	:	:	:
Green	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
Blue	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage



Preliminary

5.5 EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

TBD



Preliminary

6 INVERTER SPECIFICATION

6.1 Connector type

Input connector type: **LVC-D20SFYG** (HONDA)

Output connector: **JST SM02B-BHSS-1-TB** (JST)

6.2 Input connector pin assignment

Input Connector pin assignment:

Input	connector	Comments
HONDA	LVC-D20SFYG	Confinents
Pin	Function	
1	INV_SRC	This power rail should be used as a power rail to drive the backlight DC-AC converter
2	INV_SRC	This power rail should be used as a power rail to drive the backlight DC-AC converter
3	INV_SRC	This power rail should be used as a power rail to drive the backlight DC-AC converter
4	INV_SRC	This power rail should be used as a power rail to drive the backlight DC-AC converter
5	GND	Ground
6	NC	No Connection
7	5VALW	This should be used as power source that stores the brightness/contrast values & the circuit that interfaces with SMB_CLK & SMB_DAT
8	GND	Ground
9	SMB_DAT	SMBus interface for sending brightness & contrast information to the inverter/panel
10	SMB_CLK	SMBus interface for sending brightness & contrast information to the inverter/panel
11	GND	Ground
12	INV_PWM	System side PWM input signal for brightness control
13	GND	Ground
14	NC	No Connection
15 ~ 20	NC	No Connection

Absolute maximum ratings

Items	Absolute max. ratings	Unit
INV_SRC (Voltage)	-1.0~23.5	V
FPBACK/SMB_CLK/SMB_DAT (Voltage)	-1.0~5.5	V





6.3 Output connector pin assignment

Pin	Name	Description
1	CFL-High	High-voltage output to the CCFL
2	CFL-Low	Low-voltage output to the CCFL

Absolute maximum ratings

Items	Absolute max. ratings	Unit
INV_SRC (Voltage)	-1.0~23.5	V
FPBACK/SMB_CLK/SMB_DAT	-1.0~5.5	V
(Voltage)		

6.4 General electrical specification:

6.4.1 Electrical characteristics:

No.	Item	Symbol	Condition	Min.	Тур.	Max.	Uint
1	Input Voltage	INV_SRC		7.5	14.4	21	V
2	Input Signal Level for 5VSUS	5VSUS		-	-	-	V
3	Input Signal Level for 5VALW	5VALW		4.75	5	5.2	V
4	Input Power	Pin(Max)	185nits@Vin=12V	-	-	4.6	W
5	Lamp Power	Ро	Vin=7.5V~21V SMB_DAT=FFH	-	4.08	4.7	W
	Backlight	FPBACK=O N	Enable the inverter	2.0	-	5.25	V
6	ON/OFF Control	FPBACK=O FF	Disable the inverter	-0.3	-	0.8	V
7	Brightness Adjust (Lamp Current Control)	SMB_DAT	Control by SMBus(256 steps dimming control)	00H	-	FFH	-
8	Output Voltage	Vout	IL = 6.3mA(typ)	(612)	(680)	(748)	Vrms
	Output Current	lout (Min)	Vin=7.5V~21V SMB_DAT=00H Ta=25°C, after running 30 min.	1.7	2	2.3	mArms
9	Output Gurrent	lout (Max)	Vin=7.5V~21V SMB_DAT=FFH Ta=25°C, after running 30 min.	6	6.3	6.6	mArms
10	Operation Frequency	Freq	Vin=7.5V~21V	45	-	65	KHz
11	Burst mode frequency	f _B	Vin=7.5V~21V	200	-	220	Hz



12	Open Lamp Voltage	Vopen	No Load	(1400)	TBD	(1800)	Vrms
13	Striking Time	Ts	No Loadw	0.6	1	1.4	Sec
14	Efficiency	η	Vin=7.5V, SMB_DAT=FFH (RES LOAD=100K ohm)	(80)	-	-	%
15	Start and Delay Time		Vin=14.4V, SMB_DAT=00H	-	130	200	uS
16	Start –up time (Turn on delay time)		Vin=14.4V, SMB_DAT=FFH	-	-	0.1	Sec

Input Voltage

The operating input voltage of inverter shall be defined.

The inverter shall ignite the CCFL lamp at minimum input voltage at any environment conditions.

On/Off control

Enable: At "ON" condition (FPBACK=Hi), enable the inverter.

Disable: At "OFF" condition (FPBACK=Lo), disable the inverter.

Quiescent current

At the inverter "OFF" condition, input quiescent should be less than 0.1mA.

Open lamp voltage

The inverter start-up output voltage will be above "**Vopen**" for "**Ts**" minimum at any condition under specify until lamp to be ignited. The inverter should be shutdown if lamp ignition was failed in "**Ts**" maximum. The inverter shall be capable of withstanding the output connections open without component over-stress / fire / smoke /arc.

Burst mode frequency

The burst mode frequency should be in specification in any environment condition and electrical condition.

Brightness control

SM-BUS values for panel luminance are to be included in the on LCD board EEDID ROM chip table. The supplier will measure panel luminance in a system and define the SMBUS values for each of the 8 required luminance levels. The panel luminance, for which SMBUS values will be provided in the EEDID from byte # 113(hex #71), to byte # 120, (hex # 78), is show in the table below. The inverter supplier should provide these appropriate values to CMO.

Step Count	Step 1	Step 2	Step3	Step 4	Step 5	Step 6	Step 7	Step 8
Address	Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte
	113	114	115	116	117	118	119	120
SM-Bus Data Value	26	35	42	4A	69	8B	A6	ВС
Luminance (nits)	10	17	24	30	60	110	150	Max

Output ripple ratio

Ripple ratio = 2 * (Ipeak - Ivalley) / (Ipeak + Ivalley) * 100%

The Ripple ratio should be less than 5% and ripple frequency should be less than 200 Hz.

Power up Overshoot & Undershoot

Overshoot & Undershoot at power up should not exceed the following limits.





Vin	Output current	lo (dl)	Settling time	
VIII	lo(rms)	Overshoot/Undershoot	(dT)	
0→Vin(min.)	lo(max.)	150% / 50%	5 ms max.	
0 - viii(iiiiii.)	lo(min.)	130 /0 / 30 /0	J IIIS IIIAX.	
0→Vin(typ.)	lo(max.)	150% / 50%	5 ms max.	
0 × viii(typ.)	lo(min.)	130 /0 / 30 /0	J IIIS IIIAX.	
0→Vin(max.)	lo(max.)	150% / 50%	5 ms max.	
0 -> viii(iiiax.)	lo(min.)	130 /0 / 30 /0	o ilis iliax.	

dl=lmax.-lo or dl=(lo-lmin.)/lo

Output connections short protection

The inverter shall be capable of withstanding the output connections short without damage or over-stress. And the inverter maximum input power shall be limited within 1W.

6.4.2 Mechanical Drawing

Please refer to CMO's previous mechanical drawing of appendix (07N2737_mech.pdf)

6.4.3 Other Information

- Safety
 - The inverter shall meet the requirement of "Limited current circuits" in paragraphs 2.4.1 in IEC60950. There is no fire/smoke while simulating the component of the inverter open/short test.
 - The Inverter AND panel must be UL certified with CB certificate and LCC (Limited Current Circuit) test and test reports from UL. Inverter panel combo must pass Dell Safety requirements.

EMI

The inverter must meet the radiated limitation requirement of CISPR22 class B, FCC-B and VCCI level II with 6dB margin minimum while the inverter operating in the complete system.

- Environment Regulation
 - Follow the RoHS requirement.
 - Fill in CMO's official document << Environmentally Conscious Products Questionnaire for Suppliers of Materials, Parts, and Products>> and turn in to CMO before CMO's specification approval process.

Dell's other requirements

- 1. The inverter must not emit any audible noise.
- 2. Please refer to CMO's official document. "General Inverter Specification for LCD Module" for other general information such as reliability test, safety and etc..
- 3. Please also refer to DELL's official document about inverter:
 - LCD Backlight Design Spec X00-04
 - DELL's LCD Inverter Qualification Plan, Rev. A00
 - Prohibited Components
 - "Holy Stone(禾申堂)"'s products are prohibited.



Preliminary

Confidential Notice

Remind that all the information described in this document is confidential. Please don't reveal to other people else before getting CMO's agreement.




7 INTERFACE TIMING

7.1 INPUT SIGNAL TIMING SPECIFICATIONS


The specifications of input signal timing are as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	50	71.1	80	MHz	-
	Vertical Total Time	TV	810	823	1900	TH	-
DE	Vertical Addressing Time	TVD	800	800	800	TH	-
	Horizontal Total Time	TH	1360	1440	1900	Tc	-
	Horizontal Addressing Time	THD	1280	1280	1280	Tc	-

INPUT SIGNAL TIMING DIAGRAM



7.2 POWER ON/OFF SEQUENCE







Preliminary

Timing Specifications:

0.5< t1 \leq 10 msec

 $0 < t2 \le 50 \text{ msec}$

 $0 < t3 \leq 50 \text{ msec}$


 $t4 \ge 500 \; msec$

 $t5 \ge 200 \text{ msec}$

 $t6 \ge 200 \; msec$

- Note (1) Please avoid floating state of interface signal at invalid period.
- Note (2) When the interface signal is invalid, be sure to pull down the power supply of LCD Vcc to 0 V.
- Note (3) The Backlight inverter power must be turned on after the power supply for the logic and the interface signal is valid. The Backlight inverter power must be turned off before the power supply for the logic and the interface signal is invalid.
- Note (4) Sometimes some slight noise shows when LCD is turned off (even backlight is already off). To avoid this phenomenon, we suggest that the Vcc falling time had better to follow

 $t7 \geq 5 \text{ msec}$





OPTICAL CHARACTERISTICS

8.1 TEST CONDITIONS

Item	Symbol	Value	Unit				
Ambient Temperature	Та	25±2	°C				
Ambient Humidity	На	50±10	%RH				
Supply Voltage	V _{CC}	3.3	V				
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"						
Inverter Current	ال	6	mA				
Inverter Driving Frequency	F_L	61	KHz				
Inverter	H05-4915						


The relative measurement methods of optical characteristics are shown in 8.2. The following items should be measured under the test conditions described in 8.1 and stable environment shown in Note (5)...

8.2 OPTICAL SPECIFICATIONS

Item Sym		Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		300	400		-	(2), (5)
Response Time		T_R		-	5	10	ms	(3)
		T_{F}		-	11	16	ms	
Average Luminance of White		L_{AVE}		190	240		cd/m ²	(4), (5)
White Variation		δW				1.4	-	(5), (6)
Color Chromaticity	Red	Rx	θ _x =0°, θ _Y =0° Viewing Normal Angle		(0.588)		-	
		Ry			(0.337)	TYP +0.03	-	(1)
	Green	Gx			(0.315)		-	
		Gy		TYP	(0.534)		-	
	Blue	Bx		-0.03	(0.152)		-	
		Ву			(0.125)		-	
	White	Wx			0.313		-	
		Wy			0.329		-	
Viewing Angle	Horizontal	θ_{x} +	CR≥10	40	45			
		θ_{x} -		40	45		Deg.	
	Vertical	θ _Y +		15	20			
		θ_{Y} -		40	45			



Note (1) Definition of Viewing Angle (θx , θy):



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(5)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T_R, T_F):





Note (4) Definition of Average Luminance of White (L_{AVE}):


Measure the luminance of gray level 63 at 5 points

$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$

L (x) is corresponding to the luminance of the point X at Figure in Note (6)

Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.






Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 63 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$





Preliminary

9 PRECAUTIONS

9.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the lamp wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

9.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of lamp will be higher than the room temperature.

9.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMOS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with inverter. Do not disassemble the module or insert anything into the Backlight unit.



10 PACKAGING 10.1 CARTON




Figure. 9-1 Packing method



10.2 PALLET





Figure. 9-2 Packing method



11 DEFINITION OF LABELS


11.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



(a) Model Name: N141I1 - L04

(b) Revision: Rev. XX, for example: A1, ..., C1, C2 ...etc.



Serial ID includes the information as below:

(a) Manufactured Date: Year: 1~9, for 2001~2009

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

(b) Revision Code: cover all the change

(c) Serial No.: Manufacturing sequence of product

11.2 CMO CARTON LABEL

