



Doc. Number:

■ Tentative Specification
☐ P reliminary Specification
☐ A pproval Specification

# MODEL NO.: N133HSE SUFFIX: EA1

Customer:	
APPROVED BY	SIGNA TURE
Name / Title Note	
Please return 1 copy for your signature and comments.	confirmation with your

Approved By	Checked By	Prepared By

Version 0.0 16 February 2012 1 / 29





## **CONTENTS**

1. GENERAL DESCRIPTION	4
1.1 OVERVIEW	4
1.2 GENERAL SPECIFICATIONS	4
2. MECHANICAL SPECIFICATIONS	4
2.1 CONNECTOR TYPE	4
3. ABSOLUTE MAXIMUM RATINGS	5
3.1 ABSOLUTE RATINGS OF ENVIRONMENT	5
3.2 ELECTRICAL ABSOLUTE RATINGS	5
3.2.1 TFT LCD MODULE	5
4. ELECTRICAL SPECIFICATIONS	6
4.1 FUNCTION BLOCK DIAGRAM	6
4.2. INTERFACE CONNECTIONS	6
4.3 ELECTRICAL CHARACTERISTICS	8
4.3.1 LCD ELETRONICS SPECIFICATION	8
4.3.2 LED CONVERTER SPECIFICATION	. 10
4.3.3 BACKLIGHT UNIT	12
4.4 DISPLAY PORT SIGNAL TIMING SPECIFICATION	13
4.4.1 DISPLAY PORT INTERFACE	. 13
4.5 DISPLAY TIMING SPECIFICATIONS	14
4.6 POWER ON/OFF SEQUENCE	15
5. OPTICAL CHARACTERISTICS	17
5.1 TEST CONDITIONS	17
5.2 OPTICAL SPECIFICATIONS	17
6. RELIABILITY TEST ITEM	20
7. PACKING	21
7.1 MODULE LABEL	21
7.2 CARTON	22
7.3 PALLET	23
8. PRECAUTIONS	24
8.1 HANDLING PRECAUTIONS	24
8.2 STORAGE PRECAUTIONS	24
8.3 OPERATION PRECAUTIONS	24
Appendix. EDID DATA STRUCTURE	25
Appendix OUTLINE DRAWING	28

Version 0.0 16 February 2012 2 / 29



### REVISION HISTORY

Version	Date	Page	Description
0.0	Feb.16, 2012	All	Spec. Ver. 0.0 was first issued.

Version 0.0 16 February 2012 3 / 29





#### 1. GENERAL DESCRIPTION

#### 1.1 OVERVIEW

N133HSE – EA1 is a 13.3" TFT Liquid Crystal Display module with LED Backlight unit and 30 pins eDP interface. This module supports 1920 x 1080 F HD mode and c and isplay 16, 777,216 c olors. The optimum viewing angle is at 6 o'clock direction. The converter module for Backlight is built in.

#### 1.2 GENERAL SPECIFICATIONS

Item S	pecification	Unit	Note
Screen Size	13.3 diagonal		
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920 x R.G.B. x 1080	pixel	-
Pixel Pitch	0.1529 (H) x 0.1529 (V)	mm	-
Pixel Arrangement	RGB vertical stripe		-
Display Colors	16,777,216	color	-
Transmissive Mode	Normally black	-	-
Surface Treatment	Hard coating (3H), Anti-Glare	-	-
Luminance, White	350	Cd/m2	
Power Consumption	Total (6.39 W)(Max.) @ cell (1.24W)(Max.), BL (5.1	5 W)(Max.)	(1)


Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS = 3.3 V, fv = 60 Hz, LED\_VCCS = Typ, fPWM = 200 Hz, Duty=100% and Ta =  $25 \pm 2 \,^{\circ}\text{C}$ , whereas mosaic pattern is displayed.

#### 2. MECHANICAL SPECIFICATIONS

	Item Mi	n.	Тур.	Max.	Unit	Note
	Horizontal (H)	305.05	305.35 30	5. 65 m	m	
Module Size	Vertical (V) (W/ PCBA)	187.47	187.77	188.07	mm	(1)
	Thickness (T) (W/ PCBA)	NA	2.7	2.85	mm	
Active Area	Horizontal	293.46	293.76 294	1. 06 m	m	
Active Alea	Vertical	164.94	165.24 16	5. 54 m	m	
	Weight -		245	260	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

#### 2.1 CONNECTOR TYPE



Please refer Appendix Outline Drawing for detail design.

Connector Part No.: IPEX-20455-030E-12 or FOXCONN GS13301-1110S-7H or equivalent

User's connector Part No: IPEX-20453-030T-01 or equivalent

Version 0.0 16 February 2012 4 / 29

5 / 29



### PRODUCT SP ECIFICATION


#### 3. ABSOLUTE MAXIMUM RATINGS


#### 3.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	Unit No	ht o		
item	Symbol	Min.	Max.	Official	т е	
Storage Temperature	T <sub>ST</sub>	-20	+60	°C	(1)	
Operating Ambient Temperature	T <sub>OP</sub>	0	+50	°C	(1), (2)	

- Note (1) (a) 90 %RH Max. (Ta  $\leq$  40 °C).
  - (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
  - (c) No condensation.

Note (2) The temperature of panel surface should be 0  $^{\circ}$ C min. and 60  $^{\circ}$ C max.





### 3.2 ELECTRICAL ABSOLUTE RATINGS

#### 3.2.1 TFT LCD MODULE

Version 0.0

Item S	ymbol	Val	lue	Unit	Note	
item 5	yiiiboi	Min. Ma	X.	Onic	14010	
Power Supply Voltage	VCCS	-0.3	+4.0	V	(1)	
Logic Input Voltage	V <sub>IN</sub> -	0.3	VCCS+0.3	V	(1)	
Converter Input Voltage	LED_VCCS	-0.3	(25)	V		
Converter Control Signal Voltage	LED_PWM,	-0.3	(5)	V		
Converter Control Signal Voltage	LED_EN	-0.3	(5)	V		

Note (1) Stresses bey ond those listed in above "ELECTRICAL A BSOLUTE R ATINGS" may cause permanent damage to the device. Nor mal operations hould be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".

described in "ELECTRICAL CHARACTERISTICS".


16 February 2012





### 4. ELECTRICAL SPECIFICATIONS

#### **4.1 FUNCTION BLOCK DIAGRAM**



#### 4.2. INTERFACE CONNECTIONS

#### PIN ASSIGNMENT

	SSIGNMEN		
Pin Sy	mbol	Description	Remark
1	NC	No Connection (Reserved for CMI test)	
2	H_GND	High Speed Ground	
3	ML1-	Complement Signal-Lane 0	
4	ML1+	True Signal-Main Lane 0	
5	H_GND	High Speed Ground	
6 M	L0-	Complement Signal-Lane 0	
7	ML0+	True Signal-Main Lane 0	
8	H_GND	High Speed Ground	
9	AUX+	True Signal-Auxiliary Channel	
10 A	UX-	Complement Signal-Auxiliary Channel	
11	H_GND	High Speed Ground	
12	VCCS	Power Supply +3.3 V (typical)	
13	VCCS	Power Supply +3.3 V (typical)	
14	NC	No Connection (Reserved for CMI test)	
15	GND	Ground	
16 G	ND	Ground	
17	HPD	Hot Plug Detect	
18 B	L_GND	BL Ground	
19 B	L_GND	BL Ground	
20 B	L_GND	BL Ground	
21 B	L_GND	BL Ground	
22	LED_EN	BL_Enable Signal of LED Converter	


Version 0.0 16 February 2012 6 / 29





23 LE	D_PWM	Converter   PWM Dimming Control Signal of LED	
24	NC	No Connection (Reserved for CMI test)	
25	NC	No Connection (Reserved for CMI test)	
26 LE	D_VCCS	BL Power	
27 LE	D_VCCS	BL Power	
28 LE	D_VCCS	BL Power	
29 LE	D_VCCS	BL Power	
30	NC	No Connection (Reserved for CMI test)	

Note (1) The first pixel is odd as shown in the following figure.



16 February 2012 Version 0.0 7 / 29



### 4.3 ELECTRICAL CHARACTERISTICS

#### 4.3.1 LCD ELETRONICS SPECIFICATION


Parameter Sy		mbol	Value			Unit N	ot e	
		IIIDOI	Min. T	ур.	Max.	Officia	or e	
Power Supply Voltag	ge		vccs	3.0	3.3	3.6	V	(1)-
HPD	High Level			2.25	-	2.75	V	
ПРО	Low Level			0	-	0.4	V	
Ripple Voltage		$V_{RP}$	- 5	0 -		mV	(1)-	
Inrush Current		I <sub>RUSH</sub>	-	-	1.5	Α	(1),(2)	
Mosa Supply Current		Mosaic	lcc		(343)	(376)	mA	(3)a
Power Supply Curre	;i it	White	ICC	(	408)	(448)	mA	(3)b

Note (1) The ambient temperature is Ta =  $25 \pm 2$  °C.


Note (2) I<sub>RUSH</sub>: the maximum current when VCCS is rising

I<sub>IS</sub>: the maximum current of the first 100ms after power-on

Measurement Conditions: Shown as the following figure. Test pattern: black.



#### VCCS rising time is 0.5ms




Version 0.0 16 February 2012 8 / 29






Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta =  $25 \pm 2$  °C, DC Current and  $f_v$  = 60 Hz, whereas a power dissipation check pattern below is displayed.

a. Mosaic Pattern



Active Area

b. White Pattern



Active Area

Version 0.0 16 February 2012 9 / 29






#### 4.3.2 LED CONVERTER SPECIFICATION

Doror	mbol		Value		Linit Ni	ot o	
Parar	mbol	Min. T	ур.	Max.	Unit N	ot e	
Converter Input pow	er supply voltage	LED_Vccs	(5.0) (	12.0)	(21.0)	V	
Converter Inrush Cu	irrent	ILED <sub>RUSH</sub>			(1.5)	Α	(1)
EN Control I avail	Backlight On		(2.3) - (	5	.0)	V	
EN Control Level	Backlight Off		(0) -		(0.5)	V	
DWANA Construct Louisia	PWM High Level		(2.3) - (	5	.0)	V	
PWM Control Level	PWM Low Level		(0) -		(0.5)	V	
DIAMA Control Duty	7-4-		(10) -		(100)	%	
PWM Control Duty Ratio			(5) -		(100)	%	(2)
PWM C ontrol F Voltage	VPWM_pp			(100)	mV		
PWM Control Frequ	f <sub>PWM</sub> (1	90)		(2K)	Hz	(3)	
LED Power Current	ILED	(293) (	329)	(429)	mA	(4)	

Note (1) ILED<sub>RUSH</sub>: the maximum current when LED\_VCCS is rising,

ED<sub>IS</sub>: the maximum current of the first 100ms after power-on,

Measurement Conditions: Shown as the following figure. LED\_VCCS = Typ, Ta =  $25 \pm 2$  °C, f<sub>PWM</sub> = 200 Hz, Duty=100%.




Version 0.0 16 February 2012 10 / 29





### VLED rising time is 0.5ms



- Note (2) If the PWM control duty ratio is less than 10%, there is some possibility that acoustic noise or backlight flash can be found. And it is also difficult to control the brightness linearity.
- Note (3) If PWM control frequency is applied in the range less than 1KHz, the "waterfall" phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.

PWM control frequency 
$$f_{\text{PWM}}$$
 should be in the range 
$$(N+0.33)*f \leq f_{\text{PWM}} \leq (N+0.66)*f$$
 
$$N: \text{Integer} \ \ (N\geq 3)$$
 
$$f: \text{Frame rate}$$

Note (4) The specified LED power supply current is under the conditions at "LED\_VCCS = Typ.", Ta = 25  $\pm$  2 °C, f<sub>PWM</sub> = 200 Hz, Duty=100%.






#### 4.3.3 BACKLIGHT UNIT

Ta = 25 ± 2 °C

Do remeter	Cumahal	Value				-4	
Pa rameter	Symbol	Min. T yp.		Max.	Unit N	ot e	
LED Light Bar Power Supply Voltage	VL	25.2 27 29	9.	7	V	(1)(2)(Duty100%)	
LED Light Bar Power Supply Current	I∟ 125	6. 4	132	138.6	mA	(1)(2)(Duty100%)	
Power Consumption	PL 3.	160	3.564	4.116	W	(3)	
LED Life Time	L <sub>BL</sub> 12	000	-	-	Hrs	(4)	

Note (1) LED current is measured by utilizing a high frequency current meter as shown below :



- Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.
- Note (3)  $P_L = I_L \times V_L$  (Without LED converter transfer efficiency)
- Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta = 25  $\pm$ 2  $^{\circ}$ C and I<sub>L</sub> = 20 mA(Per EA) until the brightness becomes  $\leq$  50% of its original value.





### 4.4 DISPLAY PORT SIGNAL TIMING SPECIFICATION

#### 4.4.1 DISPLAY PORT INTERFACE

Parameter Sy	mbol	Min.	Тур.	Max.	Unit	Notes
Differential Signal Common Mode Voltage(MainLink and AUX)	VCM 0			2	<b>V</b>	(1)(3)
AUX AC Coupling Capacitor	C <sub>AUX</sub> 75			200	nF	(2)

- Note (1) Display port i nterface rel ated AC coupled s ignals s hould follow VESA Di splayPort S tandard  $\mbox{Version 1. Revision 1a and VESA Embedded DisplayPort}^{\mbox{\scriptsize TM}} \mbox{ Standard Version 1.1.}$ 
  - (2) The AUX AC Coupling Capacitor should be placed on Source Devices.
  - (3)The s ource de vice s hould p ass t he t est c riteria des cribed i n D isplayPortCompliance Test Specification (CTS) 1.1



Version 0.0 13 / 29 16 February 2012






#### 4.5 DISPLAY TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Signal I	tem	Symbol	Min. T	ур.	Max.	Unit	Note
DCLK F	requency	1/Tc	TBD	138.5	TBD M	lH z	-
	Vertical Total Time	TV	TBD	1112	TBD	TH	-
	Vertical Active Display Period	TVD	1080	1080	1080	TH -	
DE	Vertical Active Blanking Period	TVB	TV-TVD	30 T	V-TVD	TH-	
	Horizontal Total Time	TH	TBD	2080	TBD T	С	-
	Horizontal Active Display Period	THD	1920	1920	1920	Tc-	
	Horizontal Active Blanking Period	THB	TH-THD	160	TH-THD	Тс	-

Note (1) Display timing signal should be contained and t ransferred by Display Port Main Link stream data packing described in VESA Display Port Standard V1.1a

### DISPLAY SIGNAL TIMING DIAGRAM




Version 0.0 16 February 2012 14 / 29





#### 4.6 POWER ON/OFF SEQUENCE



Version 0.0 16 February 2012 **15 / 29** 



Global LCD Panel Exchange Center

### PRODUCT SP ECIFICATION

Timing Specifications: Follow VESA Embedded Display Port Standard Version 1

Parameter	Description	Reqd.	Val	ue	Unit	Notes
Farameter	•	Ву	Min Ma		Offic	Notes
t1	Power rail rise time, 10% to 90%	Source	0.5	10	ms	-
t2	Delay from LCD,VCCS to black video generation	Sink	0	200	ms	-
t3	Delay from LCD,VCCS to HPD high	Sink	0	200	ms	-
t4	Delay from HPD high to link training initialization	Source -		-	ms	-
t5	Link training duration	Source			ms	-
t6	Link idle	Source			ms 🔷	-
t7	Delay from valid video data from Source to video on display	Sink	0	50	ms	-
t8	Delay from valid video data from Source to backlight on	Source	-	-	ms	-
t9	Delay from backlight off to end of valid video data	Source -		-	ms	-
t10	Delay from end of valid video data from Source to power off	Source 0		500	ms	-
t11	VCCS power rail fall time, 90% to 10%	Source 0.	5	10	ms	-
t12	VCCS Power off time	Source	500	-	ms	-
t <sub>A</sub>	LED power rail rise time, 10% to 90%	Source 0.	5	10	ms	-
t <sub>B</sub>	LED power rail fall time, 90% to 10%	Source 0		10	ms	-
t <sub>C</sub>	Delay from LED power rising to LED dimming signal	Source 1	0	-	ms	-
t <sub>D</sub>	Delay from LED dimming signal to LED power falling	Source 1	0	-	ms	-
t <sub>E</sub>	Delay from LED dimming signal to LED enable signal	Source 1	0	-	ms	-
t <sub>F</sub>	Delay from LED enable signal to LED dimming signal	Source 1	0	-	ms	-

- Note (1) Please follow t he pow er on/ off sequence des cribed abo ve. O therwise, t he LCD module might abnormal display or be damaged.
- Note (2) Please avoid floating state of interface signal at invalid period. When the interface signal is invalid, be sure to pull down the power supply of LCD VCCS to 0 V.
- Note (3) The backlight must be turned on after the power supply for the logic and the interface signal is valid. The backlight must be turned off before the power supply for the logic and the interface signal is invalid.
- Note (4) Please follow the LED backlight power sequence as above. If the customer could not follow, it might cause backlight flash issue during display ON/OFF or damage the LED backlight controller

Version 0.0 16 February 2012 16 / 29





#### 5. OPTICAL CHARACTERISTICS

#### **5.1 TEST CONDITIONS**


Item S	ymbol	Value	Unit			
Ambient Temperature	Та	25±2	°C			
Ambient Humidity	Ha	50±10	%RH			
Supply Voltage	V <sub>cc</sub>	3.3	V			
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"					
LED Light Bar Input Current	IL	132	mA			

The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).

#### **5.2 OPTICAL SPECIFICATIONS**

Iter	n S	ymbol	Condition	Min.	Typ.	Max.	Unit	Note		
Contrast Ratio		CR		500	700	_	-	(2), (5), (7)		
Response Time		T <sub>R</sub> -			14	19	ms	(2) (7)		
Response fille		T <sub>F</sub> -			11	16	ms	(3), (7)		
Average Lumina	ance of White	Lave		295	350	-	cd/m <sup>2</sup>	(4), (6), (7)		
	Dod	Rx	$\theta_x = 0^\circ, \ \theta_Y = 0^\circ$		TBD		-			
	Red	Ry	Viewing Normal		TBD	Typ + 0.03			-	
	Green	Gx	Angle	Typ – 0.03	TBD		-	(1) (7)		
Color		Gy			TBD		-			
Chromaticity	Blue	Bx			TBD		- (	(1), (7)		
		Ву			TBD		_			
	White	Wx			0.308		-			
	vvriite	Wy			0.324		-			
	Harizantal	$\theta_{x}$ +		80	89					
Viewine Angle	Horizontal	$\theta_{x}$ -	OD: 40	80	89	-	Dog	(1), (5),		
Viewing Angle	Vertical	θ <sub>Y</sub> +	CR≥10	80 89		-	Deg.	(7)		
	Vertical	$\theta_{Y}$ -		80 89		-				
White Variation of 5 Points		δW <sub>5p</sub>	θ <sub>x</sub> =0°, θ <sub>Y</sub> =0°	70 8	0	-	%	(5), (6),		

Note (1) Definition of Viewing Angle ( $\theta x$ ,  $\theta y$ ) Normal



The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

### Note (3) Definition of Response Time ( $T_R$ , $T_F$ ):



Note (4) Definition of Average Luminance of White ( $L_{AVE}$ ):

Measure the luminance of gray level 63 at 5 points

$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$

L (x) is corresponding to the luminance of the point X at Figure in Note (6)


#### Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.

Version 0.0 16 February 2012 18 / 29








Note (6) Definition of White Variation ( $\delta W$ ):

Measure the luminance of gray level 63 at 5 points  $\delta W_{5p} = \{ \text{Minimum [L (1)~L (5)] / Maximum [L (1)~L (5)]} \}^* 100\%$ 



Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.

Version 0.0 16 February 2012 19 / 29





#### 6. RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	60°C, 240 hours	
Low Temperature Storage Test	-20°C, 240 hours	
Thermal Shock Storage Test	-20°C, 0.5hour←→60°C, 0.5hour; 100cycles, 1hour/cycle	
High Temperature Operation Test	50°C, 240 hours	(1) (2)
Low Temperature Operation Test	0°C, 240 hours	
High Temperature & High Humidity Operation Test	50°C, RH 80%, 240hours	
ESD Test (Operation)	150pF, 330Ω, 1sec/cycle Condition 1 : Contact Discharge, ±8KV Condition 2 : Air Discharge, ±15KV	(1)
Shock (Non-Operating)	220G, 2ms, half sine wave,1 time for each direction of ±X,±Y,±Z	(1)(3)
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	(1)(3)

Note (1) criteria: Normal display image with no obvious non-uniformity and no line defect.

Note (2) Evaluation should be tested after storage at room temperature for more than two hour

Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

Version 0.0 16 February 2012 **20 / 29** 






#### 7. PACKING

#### 7.1 MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: N133HSE EA1
- (b) Revision: Rev. XX, for example: C1, C2 ...etc.



Serial ID includes the information as below:

(a) M anufactured Date: Year: 0~9, for 2010~2019

Month: 1~9, A~C, for Jan. ~ Dec.


D ay: 1~9, A~Y, for 1<sup>st</sup> to 31<sup>st</sup>, exclude I, O and U

- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.
- (e) UL logo: "XXXX" is factory ID



#### 7.2 CARTON

Box Dimensions : 540(L)\*450(W)\*320(H)
Weight : Approx. TBD Kg (40 module .per. 1box)




Version 0.0 16 February 2012 22 / 29



# CHIMEI INNOLUX

#### 7.3 PALLET





Version 0.0 16 February 2012 23 / 29

24 / 29





### PRODUCT SP ECIFICATION

#### 8. PRECAUTIONS

#### 8.1 HANDLING PRECAUTIONS

- (1) The module should be as sembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use K etone type materials (ex. A cetone), E thyl al cohol, Toluene, E thyl acid or M ethyl c hloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

#### 8.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

#### 8.3 OPERATION PRECAUTIONS

Version 0.0

(1) Do not pull the I/F connector in or out while the module is operating.

16

- (2) Always follow the correct power on/off sequence when LCD module is connecting and oper ating. This can prevent the CMOS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 10 00 Volts. It may clause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.

assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.

February 2012





### Appendix. EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

		isplay and FPDI standards.		
Byte	Byte	Field News and Occupants	Value	Value
#(decimal)			(hex) 00	(binary)
0	0	Header		00000000 111111
11		Header		
22		Header	FF 11	
3 3		Header	///	111111
4 4		Header		111111
5 5		Header		111111
6 6		Header		111111
7 7		Header	00	00000000
8	8	EISA ID manufacturer name ("CMN")	0D	00001101
9	9	EISA ID manufacturer name (Compressed ASCII)	AE	10101110
10	0A	ID product code (N133HSE-EA1)	43	01000011
11	0B	ID product code (hex LSB first; N133HSE-EA1)	13	00010011
12	0C	ID S/N (fixed "0")	00	00000000
13	0D	ID S/N (fixed "0")	00	00000000
14	0E	ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture (fixed week code)	34	00110100
17	11	Year of manufacture (fixed year code)	15	00010101
18	12	EDID structure version # ("1")	01	0000001
19	13	EDID revision # ("4")	04	00000100
20 14		Vedio Input Definition	A5	10100101
21	15	Max H image size ("28.186cm")	1C 00	01 1100
22	16	Max V image size ("16.524cm")	10 00	010000
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24 18		Feature support	02	00000010
25	19	Red/Green (Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0)	93	10010011
26	1A	Blue/White (Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0)	AD	10101101
27	1B.	Red-x (Rx = "0.662")	A9	10101001
28	1C	Red-y (Ry = "0.325")	53	01010011
29	1D	Green-x (Gx = "0.296")	4C	01001100
30	1E	Green-y (Gy = "0.588")	96	10010110
31	1F	Blue-x (Bx = "0.146")	25	00100101
32	20	Blue-y (By = "0.068")	11	00010001
33	21	White-x (Wx = "0.311")	4F	01001111
34	22	White-y (Wy = "0.325")	53	01010011
35	23	Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37	25	Manufacturer's reserved timings		000000
38	26	Standard timing ID # 1	01	00000001
39	27	Standard timing ID # 1	01	00000001
40	28	Standard timing ID # 1	01	00000001
41	29	Standard timing ID # 2	01	00000001
<b>→</b> I	29	Joiandard tilling ID # 2	U	0000001

Version 0.0 16 February 2012

25 / 29





			0.4	00000004
42	2A	Standard timing ID # 3	01	0000001
43	2B	Standard timing ID # 3	01	00000001
44	2C	Standard timing ID # 4	01	00000001
45	2D	Standard timing ID # 4	01	00000001
46	2E	Standard timing ID # 5	01	00000001
47	2F	Standard timing ID # 5	01	00000001
48	30	Standard timing ID # 6	01	00000001
49	31	Standard timing ID # 6	01	00000001
50	32	Standard timing ID # 7	01	00000001
51	33	Standard timing ID # 7	01	00000001
52	34	Standard timing ID # 8	01	0000001
53	35	Standard timing ID # 8	01	00000001
54 36		Detailed timing description # 1 Pixel clock ("138.78MHz", According to VESA CVT Rev1.4)	36	00110110
55	37	# 1 Pixel clock (hex LSB first)	36	00110110
56	38	# 1 H active ("1920")	80	10000000
57	39	# 1 H blank ("160")	A0	10100000
58	3A	# 1 H active : H blank ("1920 :160")	70	01110000
59	3B	# 1 V active ("1080")	38	00111000
60	3C	# 1 V blank ("32")	20	00100000
61	3D	# 1 V active : V blank ("1080 :32")	40	01000000
62	3E	# 1 H sync offset ("46")	2E 00	101 110
63	3F	# 1 H sync pulse width ("30")	1E 0	0011110
64	40	# 1 V sync offset : V sync pulse width ("2 : 4")	24	00100100
65 41		# 1 H sync offset : H sync pulse width : V sync offset : V sync width ("46: 30 : 2 : 4")	00 00	000000
66	42	# 1 H image size ("282 mm")	1A	00011010
67	43	# 1 V image size ("165 mm")	A5	10100101
68	44	# 1 H image size : V image size ("282 : 165")	10	00010000
69	45	# 1 H boarder ("0")	00	00000000
70	46	# 1 V boarder ("0")	00	00000000
		# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol	18	00011000
71 47		Negatives	10	00011000
72 48		Detailed timing description # 2 Pixel clock ("92.52MHz", According to VESA CVT Rev1.4)	24	00100100
73	49	# 2 Pixel clock (hex LSB first)	24	00100100
74	4A	# 2 H active ("1920")	80	10000000
75	4B	# 2 H blank ("160")	A0	10100000
76	4C	# 2 H active : H blank ("1920 :160")	70	01110000
77	4D	# 2 V active ("1080")	38	00111000
78	4E	# 2 V blank ("32")	20	00100000
79	4F	# 2 V active : V blank ("1080 :32")	40	01000000
80	50	# 2 H sync offset ("46")	2E	00101110
81	51	# 2 H sync pulse width ("30")	1E 0	0011110
82	52	# 2 V sync offset : V sync pulse width ("2 : 4")	24	00100100
83 53		# 2 H sync offset : H sync pulse width : V sync offset : V sync width ("46: 30 : 2 : 4")		000000
84	54	# 1 H image size ("282 mm")	1A	00011010
85	55	# 1 V image size ("165 mm")	A5	10100101

Version 0.0 February 2012 16 26 / 29

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.






			1	
86	56	# 1 H image size : V image size ("282 : 165")	10	00010000
87	57	# 2 H boarder ("0")	00 00	000000
88	58	# 2 V boarder ("0")	00	00000000
89 59		# 2 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives	18	00011000
90	5A	Detailed timing description # 3	00	00000000
91	5B	#3 Flag	00	00000000
92	5C	#3 Reserved	00	00000000
93	5D	# 3 FE (hex) defines ASCII string (Vendor "CMO", ASCII)	FE 11	11111 0
94	5E	#3 Flag	00	00000000
95	5F	# 3 1st character of string ("C")	43	01000011
96	60	# 3 2nd character of string ("M")	4D	01001101
97	61	# 3 3rd character of string ("N")	4E 01	001 110
98	62	# 3 New line character indicates end of ASCII string	0A 00	001010
99	63	# 3 Padding with "Blank" character	20	00100000
100	64	# 3 Padding with "Blank" character	20	00100000
101	65	# 3 Padding with "Blank" character	20	00100000
102	66	# 3 Padding with "Blank" character	20	00100000
103	67	# 3 Padding with "Blank" character	20	00100000
104	68	# 3 Padding with "Blank" character	20	00100000
105	69	# 3 Padding with "Blank" character	20	00100000
106	6A	# 3 Padding with "Blank" character	20	00100000
107	6B	# 3 Padding with "Blank" character	20	00100000
108	6C	Detailed timing description # 4	00	00000000
109	6D	# 4 Flag	00	00000000
110	6E	# 4 Reserved	00	00000000
111 6	F	# 4 FE (hex) defines ASCII string (Model Name"N156B3-L03", ASCII)	FE 11	11111 0
112	70	# 4 Flag	00 00	000000
113	71	# 4 1st character of name ("N")	4E	01001110
114	72	# 4 2nd character of name ("1")	31	00110001
115	73	# 4 3rd character of name ("3")	33	00110011
116	74	# 4 4th character of name ("3")	33	00110011
117	75	# 4 5th character of name ("H")	48	01001000
118	76	# 4 6th character of name ("S")	53	01010011
119	77	# 4 7th character of name ("E")	45	01000101
120	78	# 4 8th character of name ("-")	2D	00101101
121	79	# 4 9th character of name ("E")	45 01	000101
122	7A	# 4 Ath character of name ("A")	41	01000001
123	7B	# 4 Bth character of name ("1")	31	00110001
124	7C	# 4 New line character indicates end of ASCII string	0A 00	001010
125	7D	# 4 Padding with "Blank" character	20	00100000
126 7E		No extension	00	00000000
127 7F		Checksum	CD	11001101


Version 0.0 16 February 2012 **27 / 29** 






### **Appendix. OUTLINE DRAWING**











DETAIL C SCALE 2:1






Version 0.0 February 2012 28 / 29 16







#### NOTES:

- 1. FLATNESS 0.5 mm MAX
- 2. LCD MODULE INPUT CONNECTOR: IPEX20455-030E-12 OR EQUIVALENT.
- 3. IN ORDER TO AVOID ABNORMAL DISPLAY, POOLING AND WHITE SPOT, NO OVERLAPPING IS SUGGESTED AT CABLES, ANTENNAS, CAMERA, WLAN, WAM OR OTHER FOREIGN OBJECTS OVER COF DRIVER IC, TOON AND VR LOCATION.
- 4. GAP BETWEEN BEZEL AND PANEL : 0.5mm MAX.
- 5. LVDS CONNECTOR IS MEASURED AT PIN1 AND ITS MATING LINE.
- 6. "( )" MARKS THE REFERENCE DIMENSION.

Version 0.0 29 / 29 16 February 2012