




Dual N-Channel Enhancement Mode Power MOSFET

Description

The MX3382 uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge and operation with gate voltages as low as 2.5V. This device is suitable for use as a load switch or in PWM applications. It is ESD protected




Schematic diagram

General Features

- ◆ $V_{DS} = 18V$, $I_D = 22A$
 - ◆ @ $V_{GS} = 4.5V$ $R_{DS(ON)}(Typ.) = 4.5m\Omega$
 - ◆ @ $V_{GS} = 3.8V$ $R_{DS(ON)}(Typ.) = 4.7m\Omega$
 - ◆ @ $V_{GS} = 2.5V$ $R_{DS(ON)}(Typ.) = 6m\Omega$
- ESD Rating: 2000V HBM


High Power and current handling capability
Lead free product is acquired
Surface Mount Package



Marking and pin Assignment

Application

PWM application
Load switch



DFN3x3-8L top view

Absolute Maximum Ratings ($T_A = 25^\circ C$ unless otherwise noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNITS
Drain-Source Voltage		V_{DS}	18	V
Gate-Source Voltage		V_{GS}	± 12	
Continuous Drain Current	$T_A = 25^\circ C$	I_D	22	A
	$T_A = 70^\circ C$		16	
Pulsed Drain Current (Note 1)		I_{DM}	80	
Avalanche Current		I_{AS}	20	
Avalanche Energy	$L = 0.1mH$	E_{AS}	26	mJ
Power Dissipation	$T_A = 25^\circ C$	P_D	3.6	W
	$T_A = 70^\circ C$		2.4	
Operating Junction & Storage Temperature Range		T_J, T_{stg}	-55 to 150	$^\circ C$



Thermal Characteristic

Thermal Resistance, Junction-to-Ambient (Note 2)	$R_{\theta JA}$	34.7	$^{\circ}\text{C/W}$
--	-----------------	------	----------------------

Notes:

1. Pulse width limited by maximum junction temperature.
2. The value of $R_{\theta JA}$ is measured with the device mounted on 1in2 FR-4 board with 2oz. Copper, in a still air environment with $T_A = 25^{\circ}\text{C}$.

Electrical Characteristics ($T_A = 25^{\circ}\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	18	20	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =20V, V _{GS} =0V	-	-	1	μA
Parameter	Symbol	Condition	Min	Typ	Max	Unit
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±12V, V _{DS} =0V	-	-	±10	μA
On Characteristics (Note 2)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	0.45	0.8	1.2	V
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} =4.5V, I _D =8A	2.9	3.4	4.5	mΩ
		V _{GS} =3.8V, I _D =7A	3	3.5	4.7	mΩ
		V _{GS} =2.5V, I _D =6A	3.8	4.4	6	mΩ
		V _{DS} =5V, I _D =5A	-	40	-	S
Forward Transconductance	g _{FS}					
Dynamic Characteristics (Note 3)						
Input Capacitance	C _{iss}	V _{DS} =10V, V _{GS} =0V, F=1.0MHz	-	3140	-	PF
Output Capacitance	C _{oss}		-	352	-	PF
Reverse Transfer Capacitance	C _{rss}		-	320	-	PF
Switching Characteristics (Note 3)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =10V, R _L =1.35Ω V _{GS} =5V, R _{GEN} =3Ω	-	20		nS
Turn-on Rise Time	t _r		-	40		nS
Turn-Off Delay Time	t _{d(off)}		-	72		nS
Turn-Off Fall Time	t _f		-	16		nS
Total Gate Charge	Q _g	V _{DS} =10V, I _D =7A, V _{GS} =4.5V	-	35		nC
Gate-Source Charge	Q _{gs}		-	3	-	nC
Gate-Drain Charge	Q _{gd}		-	10	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 2)	V _{SD}	V _{GS} =0V, I _S =1A	-	-	1.2	V
Diode Forward Current (Note 1)	I _S		-	-	26	A

Notes:

1. Surface Mounted on FR4 Board, $t \leq 10$ sec.
2. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.
3. Guaranteed by design, not subject to production



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1: Switching Test Circuit







Figure 2: Switching Waveforms




T_J-Junction Temperature(°C)
Figure 3 Power Dissipation



ID- Drain Current (A)
Figure 4 Drain-Source On-Resistance



Vds Drain-Source Voltage (V)
Figure 5 Output CHARACTERISTICS



T_J-Junction Temperature(°C)
Figure 6 Drain-Source On-Resistance




Figure 7 Transfer Characteristics




Figure 8 Capacitance vs Vds




Figure 9 Rds(on) vs Vgs




Figure 10 Capacitance vs Vds




Figure 11 Gate Charge





Figure 12 Safe Operation Area



Square Wave Pluse Duration(sec)
Figure 13 Normalized Maximum Transient Thermal Impedance



Package Dimension

DFN 3x3 MECHANICAL DATA

Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A	0.7		0.8	I		0.203	
B	0.25		0.35	J	2.2		2.4
C	0.2			K	1.4		1.6
D	2.924		3.076				
E	2.924		3.076				
F	0.324		0.476				
G		0.65					
H	0		0.05				

