


AMI5HG 0.5 micron CMOS Gate Array

Description

MX8x is a family of eight-to-one digital multiplexers.

Logic Symbol	Truth Table																																				
	<table><tr><th>S2</th><th>S1</th><th>S0</th><th>Q</th></tr><tr><td>L</td><td>L</td><td>L</td><td>I0</td></tr><tr><td>L</td><td>L</td><td>H</td><td>I1</td></tr><tr><td>L</td><td>H</td><td>L</td><td>I2</td></tr><tr><td>L</td><td>H</td><td>H</td><td>I3</td></tr><tr><td>H</td><td>L</td><td>L</td><td>I4</td></tr><tr><td>H</td><td>L</td><td>H</td><td>I5</td></tr><tr><td>H</td><td>H</td><td>L</td><td>I6</td></tr><tr><td>H</td><td>H</td><td>H</td><td>I7</td></tr></table>	S2	S1	S0	Q	L	L	L	I0	L	L	H	I1	L	H	L	I2	L	H	H	I3	H	L	L	I4	H	L	H	I5	H	H	L	I6	H	H	H	I7
S2	S1	S0	Q																																		
L	L	L	I0																																		
L	L	H	I1																																		
L	H	L	I2																																		
L	H	H	I3																																		
H	L	L	I4																																		
H	L	H	I5																																		
H	H	L	I6																																		
H	H	H	I7																																		

HDL Syntax

Verilog MX8x *inst_name* (Q, I0, I1, I2, I3, I4, I5, I6, I7, S0, S1, S2);

VHDL..... *inst_name*: MX8x port map (Q, I0, I1, I2, I3, I4, I5, I6, I7, S0, S1, S2);

Pin Loading

Pin Name	Equivalent Loads			
	MX81	MX82	MX84	MX86
I0	1.0	1.0	1.0	1.0
I1	1.0	1.0	1.0	1.0
I2	1.0	1.0	1.0	1.0
I3	1.0	1.0	1.0	1.0
I4	1.0	1.0	1.0	1.0
I5	1.0	1.0	1.0	1.0
I6	1.0	1.0	1.0	1.0
I7	1.0	1.0	1.0	1.0
S0	5.6	5.9	5.9	5.9
S1	3.3	3.5	3.5	3.5
S2	2.2	2.1	3.3	3.3

AMI5HG 0.5 micron CMOS Gate Array

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
MX81	19.0	TBD	34.8
MX82	26.0	TBD	47.5
MX84	27.0	TBD	46.1
MX86	28.0	TBD	42.7

a. See page 2-15 for power equation.

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

MX81	Number of Equivalent Loads		1	4	8	13	17 (max)
	From: Any Ix Input	t_{PLH}	0.89	1.01	1.12	1.25	1.33
	To: Q	t_{PHL}	0.92	1.06	1.20	1.34	1.44
	From: Any Sx Input	t_{PLH}	1.08	1.18	1.30	1.44	1.55
MX82	To: Q	t_{PHL}	1.15	1.29	1.43	1.56	1.66
	Number of Equivalent Loads		1	8	15	22	30 (max)
	From: Any Ix Input	t_{PLH}	0.99	1.05	1.10	1.13	1.17
	To: Q	t_{PHL}	0.92	1.02	1.10	1.18	1.27
MX84	From: Any Sx Input	t_{PLH}	1.22	1.27	1.31	1.36	1.41
	To: Q	t_{PHL}	1.20	1.27	1.35	1.42	1.50
	Number of Equivalent Loads		1	14	28	42	56 (max)
	From: Any Ix Input	t_{PLH}	1.02	1.15	1.26	1.34	1.41
MX86	To: Q	t_{PHL}	1.05	1.22	1.33	1.42	1.50
	From: Any Sx Input	t_{PLH}	1.24	1.40	1.48	1.54	1.58
	To: Q	t_{PHL}	1.24	1.45	1.58	1.68	1.78
	Number of Equivalent Loads		1	21	42	62	83 (max)
MX86	From: Any Ix Input	t_{PLH}	1.07	1.22	1.31	1.39	1.46
	To: Q	t_{PHL}	1.08	1.28	1.41	1.51	1.60
	From: Any Sx Input	t_{PLH}	1.27	1.42	1.52	1.59	1.67
	To: Q	t_{PHL}	1.32	1.55	1.67	1.76	1.85

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

AMI5HG 0.5 micron CMOS Gate Array

Logic Schematic

Core
Logic

