MVH Series

8 pin DIP, 5.0 Volt, HCMOS/TTL, VCXO











- General purpose VCXO for Phase Lock Loops (PLL), Clock Recovery, Reference Signal Tracking and Synthesizers
- Frequencies up to 50 MHz and tri-state option





Pin Connections

PIN	FUNCTION			
1	Control Voltage			
4	Circuit/Case Ground			
5	Output			
8	+Vdd			

	MVH	1	3	v	2	C	n		00.000 MHz
	1	i	ĭ	ĭ	- ĩ	ĭ	ĭ	ï	.v2
Product Series ———									
. roddot Genes									
Temperature Range ——									
1: 0°C to +70°C 2:		5°C							
6: -20°C to +70°C									
Stability ———									
1: ±1000 ppm 2: ±5	00 ppm	3: ±10	qq 00	m					
4 : ±50 ppm 5 : ±3	5 ppm (6: ±2	5 ppm	ı					
8: ±20 ppm (Contact fac	tory for availa	bility)							
Output Type	-								
V: Voltage Controlled									
Pull Range ($Vc = .5 \text{ to } 4.5$					_				
1: ±50 ppm min.									
Symmetry/Logic Compati									
A: 40/60 CMOS/TTL	C: 45/55 HCI	VIOS							
Package/Lead Configurat	ons ———	. Mi a lee	د ما ا ا د				_		
D: DIP; Nickel Header RoHS Compliance ———		, INICKE	ы неа	iaer					
Blank: non-RoHS comp									
-R: RoHS compliant									
Frequency (customer spe	•								

	PARAMETER	Symbol	Min.	Тур.	Max.	Units	Condition/Notes
	Frequency Range	F	3		50	MHz	See Note 1
	Operating Temperature	TA	(See Order	ing Inform	nation)		
	Storage Temperature	Ts	-55		+125	°C	
	Frequency Stability	∆ F/F	(See Order	ing Inform	nation)		
	Aging						
	1st Year		-3		+3	ppm	
	Thereafter (per year)		-1		+1	ppm	
	Pullability/APR		(See Order	ing Inform	nation)		Over control voltage
	Control Voltage	Vc	0.5	2.5	4.5	V	
ns	Linearity				10	%	Positive Monotonic Slope
atio	Modulation Bandwidth	fm	10			kHz	
ifica	Input Impedance	Zin	50k			Ohms	
eci	Input Voltage	Vdd	4.75	5.0	5.25	V	
Š	Input Current	ldd			35	mA	
Electrical Specifications	Output Type						HCMOS/TTL
ect	Load		10 TTL or 5	50 pF			See Note 2
	Symmetry (Duty Cycle)		(See Order	ing Inform	nation)		See Note 3
	Logic "1" Level	Voh	90% Vdd			V	HCMOS load
			Vdd -0.5			٧	TTL load
	Logic "0" Level	Vol			10% Vdd	V	HCMOS load
					0.5	٧	TTL load
	Rise/Fall Time	Tr/Tf			10	ns	See Note 4
	Start up Time			5		ms	
	Phase Jitter	φJ					
	@ 19.44 MHz			0.4	1.0	ps RMS	Integrated 12 kHz - 20 MHz
	@ 38.88 MHz			0.2	0.5	ps RMS	Integrated 12 kHz - 20 MHz
	Phase Noise (Typical)	10 Hz	100 Hz	1 kHz	10 kHz	100 kHz	Offset from carrier
	@ 19.44 MHz	-73	-106	-137	-152	-159	dBc/Hz
	@ 38.88 MHz	-71	-102	-135	-154	-161	dBc/Hz

- Higher frequencies available. Contact factory.
 TTL load see load circuit diagram #1. HCMOS load see load circuit diagram #2.
- Symmetry is measured at 1.4 V with TTL load, and at 50% with HCMOS load.
 Rise/Fall times are measured between 0.5 V and 2.4 V for TTL load, and between 10% Vdd and 90% Vdd for

MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.