

# PRELIMINARY INFORMATION

Preliminary Information is issued to advise Customers of potential new products which are designated 'Experimental' but are, nevertheless, serious development projects and is supplied without liability for errors or omissions. Details given may change without notice and no undertaking is given or implied as to current or future availability.

Customers incorporating 'Experimental' product in their equipment designs do so at their own risk. Please consult your local Plessey Semiconductors sales outlet for details of the current status.

# **MV9009 EXP**

# V21 MODEM TX/RX

The MV9009 is a single chip modulator/demodulator fabricated in silicon gate ISO-CMOS and designed for use in V21 modems. The device can be used alone, or in conjunction with the SL9009 Adaptive Cancellation Filter.

## FEATURES

- 300 Baud V21 Operation
- Square or Sinewave Transmit Output Waveforms
- Baseband Shaping to Reduce Out-of-Band Modulation Products
- 2nd Order Digital PLL Receiver
- Lock Detect Output
- Off-Chip Post Detection Filter Enables Optimisation of Received Data Jitter
- Meets R20/SCVF Specification when used with SL9009



Fig.1 Pin connections - top view

### ABSOLUTE MAXIMUM RATINGS

Operating temperature Storage temperature Supply voltage range Input voltage range Output voltage range 0° C to +70° C -65° C to +150° C -0.3V to +7V -0.3V to VDD +0.3V -0.3V to VDD +0.3V



Fig.2 Block diagram

#### **ELECTRICAL CHARACTERISTICS**

Test conditions (unless otherwise stated):

 $T_{amb} = +25^{\circ}$ C All potentials referred to pin 8

Characteristic	Pin	Value			1.1	Conditions	
Characteristic		Min.	Тур.	Max.	Units	Conditions	
Supply							
Voltage	9	4.5	5	5.5	v	For defined parametrics 0°C to +70°C	
Current	9			2	mA	7.5MHz clock V DD = 5.25V	
	9			100	μA	Static	
Clock input	10						
Input voltage high		3.3			v	$V_{DD} = 4.75V$	
Input voltage low				1.58	V	$V_{DD} = 5.25V$	
Input current				20	μA	$V_{DD} = 5.25, V_{IN} = 5.5V$	
Other inputs	13,14,15,16						
Input voltage high		1.8			l v	$V_{DD} = 4.75V$	
Input voltage low				0.9	V V	$V_{DD} = 5.25V$	
Input current				20	μA	$V_{DD} = 5.25V, V_{IN} = 5.5V$	
Hysteresis		30		1	m∨		
Sine outputs (open drain)	1,2,3,4,5,6,7	1					
RDS (ON)		20	32	47	Ω	$V_{DD} = 4.75V$	
$\Delta R_{DS}$ (ON)				10	Ω	$I_{OL} = 5mA, V_{OL} = 0.5V$	
Lock detect	12	1			1		
Output voltage high		4.27			v	$V_{DD} = 4.75$ , $I_0 = 4.75$ mA	
Output voltage low		}		0.525	V	$V_{DD} = 5.25V, I_0 = 5.25mA$	
PLL out	11				Į		
Output voltage high		4.995			l v	$10 - 25 \mu \Lambda / 00 - 5 / 000$	
Output voltage low				0.005	V	$10 - 20\mu$ , $100 - 30$	
Output s/c current				50	mA	$V_{DD} = 5.25V$	
1	1	1			1		

### **OPERATING NOTES**

If it is desired to simplify the transmit filtering, the on-chip sine shaping circuit can be used. If this is not needed (for example when using the Reticon R5631 modem filter) then the square wave from pin 4 is used with a pull-up resistor.

The chip produces a sinewave output by scanning an array of 7 resistors as shown in Fig.3. The smallest resistor value should be chosen to be of the order Ron x 1000  $\simeq$  50k $\Omega$ .

Each resistor is successively connected to ground by Nchannel MOS transistors within the chip then successively disconnected, as shown by Fig.4. Correct weighting of the resistors should give a sinewave output. If 1% matching of resistors is attained, the worst case distortion will be 2nd harmonic 47dB down on the fundamental. In Fig.4 a '0' indicates a closed switch, a '1' an open switch.



Fig.3 Output array scanning



Fig.4 16 step sinewave produced by scanning 7 resistors

#### **OPERATING FREQUENCIES**

fсьоск = 5.24288MHz

Parameter	Conditions	Frequency (Hz)
CH1 Mark FZ CH1 Space FA CH2 Mark FZ CH2 Space FA	$\begin{array}{l} {\sf Pins \ 13,14\ =\ 0V} \\ {\sf Pin \ 13\ =\ 0V}  {\sf Pin \ 14\ =\ 5V} \\ {\sf Pin \ 13\ =\ 5V}  {\sf Pin \ 14\ =\ 0V} \\ {\sf Pin \ 13\ =\ 5V}  {\sf Pin \ 14\ =\ 0V} \\ {\sf Pins \ 13,14\ =\ 5V} \end{array}$	1650 1850 980 1180
Receiver characteristics		
Centre frequency CH1 Lock range CH1 Centre frequency CH2 Lock range CH2		1080 398 1750 335

#### **CIRCUIT DESCRIPTION**

The MV9009 forms a digital transmitter and 2nd order PLL for modulation/demodulation of 300 Baud FSK signals. The chip transmits on one channel and receives on the other as defined by the truth Table 1.

The transmitter works by dividing a 5.24288MHz crystal clock as follows:

$$\begin{array}{c} \text{BRM} \\ \text{FA x 98} \\ \text{256} \\ \text{FZ x 118} \\ \text{256} \\ \text{FZ x 118} \\ \text{256} \\ \text{FZ x 165} \\ \text{cH2} \begin{cases} \text{FA x 165} \\ \text{256} \\ \text{FZ x 185} \\ \text{256} \\ \text{FZ x 185} \\ \text{256} \\ \text{FZ x 185} \\ \text{256} \\ \text{Herbit sine} \\ \text{Herbit si$$

Baseband shaping is also provided for the data signal, to reduce out of band modulation products. This is performed digitally by taking 8 steps to change the Binary Rate Multiplier from FA to FZ.

> CH1 & 2 Mark or Space Fundamental Frequency

155

## MV9009



#### EXAMPLE

CHIP TRUTH TABLE '1' = +5V '0' = 0V

Fig.5

If the transmitter is operating at a continuous 980Hz output frequency and the data input goes to '1', the binary rate multiplier output is stepped from x 98/256 to x 118/256 as shown in Fig.5.

The receiver is a 2nd order digital phase locked loop, with an exclusive OR gate phase comparator. CMOS or TTL level FSK inputs are applied to the FSK input pin 16 and the demodulated signal appears at pin 11 as a twice carrier variable mark space ratio signal. A third order low pass postdetection filter and comparator are required in order to produce a data signal. The 2nd order PLL time constants have been optimised to give minimum jitter at 300 baud. Due to finite load times in the 12-bit counters a small amount of bias distortion (0.5%) occurs in the demodulated signal, due to the loss of 1 or 2 least significant bits in the counters.

Fig.7 shows the block diagram for a complete modem also using the SL9009 Adaptive Cancellation Filter.

Channel I Select		Data IN	Data Clamp	FSK in	Transmitter Outputs	PLL Out	Lock Detect
Pin	13	14	15	16	1 to 7	11	12
0 0		0	980Hz 1180Hz	1650Hz	0 1	0	
C	0 1 0		0	980Hz 1180Hz	1850Hz	0 1	0
1	1 0 0		0	1650Hz 1850Hz	980Hz	0 1	0
1		1	0	1650Hz 1850Hz	1180Hz	0 1	0
	(	х	1	Valid input signal	S1-S4 0 S5-S7 OFF	PLL still demodulating	0
C	)	x	x	Inside Lock range	x	Undefined	1
1		x	x	Outside 970-1190Hz and 1640-1860Hz	x	Undefined	1
C	0 X		x	Outside Lock range	x	Undefined	Mainly 1
1		x	X X Outside		x	Undefined	Mainly 1

NOTE

The lock detector is mainly '1' when the input signal is outside the lock range. If a continuous signal is required a timer circuit is required to time out '0' intervals. Fig.6 shows a suggested circuit.





Fig.7 System block diagram



Fig.8 Basic V21 modem