


# 8051 Embedded Monitor Controller 128K Flash Type with ISP

# FEATURES

- 8051 core, 12MHz operating frequency with double CPU clock option
- 0.35um process; 3.3V/5V power supply; 5V I/O tolerant
- 1024-byte RAM; 128K-byte program Flash-ROM support In System Programming (ISP) without boot code
- Maximum 14 channels of PWM DAC
- Maximum 38 (44-pin) or 36 (42-pin) I/O pins
- SYNC processor for composite separation/insertion, H/V polarity/frequency check and polarity adjustment
- Clock output to drive other devices
- Built-in low power reset circuit
- Compliant with VESA DDC1/2B/2Bi/2B+ standard
- Triple slave IIC addresses; two H/W auto transfer DDC1/DDC2x data for both D-sub and DVI interfaces
- Single master IIC interface for internal device communication
- Maximum 4-channel 8-bit A/D converter
- Flash-ROM program code protection selection
- 42-pin SDIP or 44-pin PLCC/PQFP package

## **GENERAL DESCRIPTIONS**


The MTV412M micro-controller is an 8051 CPU core embedded device targeted for LCD Monitor, LCD TV or smart panel applications. It includes an 8 051 CPU core, 1024-byte SRAM, on -chip 16K-bit EEPROM, 14 PWM DACs, VESA DDC for both D-sub and DVI interfaces, 4-channel 8-bit ADC, hardware ISP without boot code and a 128K-byte internal program Flash-ROM in 42-pin SDIP, 44-pin PLCC/PQFP package.



This datasheet contains new product information. Myson Technology reserves the rights to modify the product specification without notice. No liability is assumed as a result of the use of this product. No rights under any patent accompany the sale of the product. Revision 0.9 - 1 - April 2002



# **PIN CONNECTION**






# **PIN CONFIGURATION**

A "CMOS output pin" means it can sink and drive at least 4mA current. It is not recommended to use such pin as input function.

A "open drain pin" means it can sink at least 4mA current but only drive 10~20uA to VDD. It can be used as input or output function and needs an external pull up resistor.

A "8051 standard pin" is a pseudo open drain pin. It can sink at least 4mA current when output is at low level, and drives at least 4mA current for 160nS when output transits from low to high, then keeps driving at 100uA to maintain the pin at high level. It can be used as input or output function. It needs an external pull up resistor when driving heavy load device.




## POWER CONFIGURATION

The MTV412M can work on 5V or 3.3V power supply system.

In 5V power system, the VDD pin is connected to 5V power and the VDD3 needs an external capacitor, all output pins can swing from 0~5V, input pins can accept 0~5V input range. And ADC conversion range is 5V. However, X1 and X2 pins must be kept below 3.3V.

In 3.3V power system, the VDD and VDD3 are connected to 3.3V power, all output pins swing from 0~3.3V, HSYNC, VSYNC and open drain pin can accept 0~5V input range, other pins must be kept below 3.3V. And the ADC conversion range is 3.3V.





# **PIN DESCRIPTION**

Name	42 4	NO. 4	Туре	Description
VDD3	4	4	0	3.3V core power
VDD	8	8	-	5V or 3.3V Positive Power Supply
VSS	9 1(	)	-	Ground
X2	10 1	1	0	Oscillator output
X1	11 1	2	I	Oscillator input
RST	77		I	Active high reset
DA0/P5.0	3	3	I/O	PWM DAC output / General purpose I/O (CMOS)
DA1/P5.1	2	2	I/O	PWM DAC output / General purpose I/O (CMOS)
DA2/P5.2	1	1	I/O	PWM DAC output / General purpose I/O (CMOS)
DA3/P5.3	40	42	I/O	PWM DAC output / General purpose I/O (CMOS)
DA4/P5.4	39	41	I/O	PWM DAC output / General purpose I/O (CMOS)
DA5/P5.5	38	40	I/O	PWM DAC output / General purpose I/O (CMOS)
DA6/P5.6/CKO	32 3	4	I/O	PWM DAC output / General purpose I/O / Oscillator Freq. clock output (CMOS)
DA7/P7.0/HCLAMP	33 3		I/O	PWM DAC output / General purpose I/O / Hsync clamp pulse output (CMOS)
DA8/P7.1	37	39	I/O	PWM DAC output / General purpose I/O (open drain)
DA9/P7.2	36	38	I/O	PWM DAC output / General purpose I/O (open drain)
HSCL1/P3.0/Rxd	28	29	I/O	Slave IIC 1 clock / General purpose I/O / Rxd (open drain)
HSDA1/P3.1/Txd	27	28	I/O	Slave IIC 1 data / General purpose I/O / Txd (open drain)
HSCL2/P7.5	6	6	I/O	Slave IIC 2 clock / General purpose I/O (open drain)
HSDA2/P7.6	5	5	I/O	Slave IIC 2 data / General purpose I/O (open drain)
P3.2/INT0	18	19	I/O	General purpose I/O / INTO (8051 standard)
ISDA/P3.4/T0	12	13	I/O	Master IIC data / General purpose I/O / T0 (open drain)
ISCL/P7.7	13	14	I/O	Master IIC clock / General purpose I/O (open drain)
P1.0	16	17	I/O	General purpose I/O (CMOS output or 8051 standard)
P1.1	17	18	I/O	General purpose I/O (CMOS output or 8051 standard)
P1.2	19	20	I/O	General purpose I/O (CMOS output or 8051 standard)
P1.3	20	21	I/O	General purpose I/O (CMOS output or 8051 standard)
P1.4 P1.5	21	22	I/O	General purpose I/O (CMOS output or 8051 standard)
P1.5 P1.6	22 23	23 24	I/O I/O	General purpose I/O (CMOS output or 8051 standard)
P1.0 P1.7	23 24	24	1/O 1/O	General purpose I/O (CMOS output or 8051 standard) General purpose I/O (CMOS output or 8051 standard)
P1.7 P6.0/AD0	24 26	25 27	1/O 1/O	General purpose I/O / ADC Input (CMOS)
P6.0/AD0 P6.1/AD1	26 25	27	1/O 1/O	General purpose I/O / ADC Input (CMOS) General purpose I/O / ADC Input (CMOS)
P6.2/AD2	25 15	16	I/O	General purpose I/O / ADC Input (CMOS) General purpose I/O / ADC Input / Half Hsync input (CMOS)
P6.3/AD3	10	9	1/O	General purpose I/O / ADC Input (CMOS)
P6.4/DA10	- 29	30	1/O	General purpose I/O / PWM DAC output (CMOS)
P6.5/DA11	30	31	I/O	General purpose I/O / PWM DAC output (CMOS)
P6.6/DA12	30	32	1/O	General purpose I/O / PWM DAC output (CMOS)
P6.7/DA13	-	33	I/O	General purpose I/O / PWM DAC output (CMOS)
VBLANK/P4.0	34	36	0	Vertical blank (CMOS) / General purpose Output (CMOS)
HBLANK/P4.1	35	37	0	Horizontal blank (CMOS) / General purpose Output (CMOS)
P4.2	14	15	0	General purpose Output (CMOS)
HSYNC/P7.3	41 43		1/0	Horizontal SYNC or Composite SYNC Input / General purpose I/O (CMOS)
VSYNC/P7.4	42	44	I/O	Vertical SYNC input / General purpose I/O (CMOS)



# FUNCTIONAL DESCRIPTIONS

## 1. 8051 CPU Core

The CPU core of MTV412M is compatible with the industry standard 8051, which includes 256 bytes RAM, Special Function Registers (SFR), two timers, five interrupt sources and a serial interface. The CPU core fetches its program code from the 128K bytes Flash in MTV412M. It uses Port0 and Port2 to access the "external special function register" (XFR) and external auxiliary RAM (AUXRAM).

The CPU core can run at double rate when FclkE is set. Once the bit is set, the CPU runs as if a 24MHz X'tal is applied on MTV412M, but the peripherals (IIC, DDC, H/V processor) still run at the original frequency.

Note: All registers listed in this document reside in 8051's external RAM area (XFR). For internal RAM memory map, please refer to 8051 spec.

### 2. Memory Allocation

2.1 Internal Special Function Registers (SFR) The SFR is a group of registers that are the same as standard 8051.

#### 2.2 Internal RAM

There are total 256 bytes internal RAM in MTV412M, the same as standard 8052.

#### 2.3 External Special Function Registers (XFR)


The XFR is a group of registers allocated in the 8051 external RAM area F00h - FFFh. These registers are used for special functions. Programs can use "MOVX" instruction to access these registers.

#### 2.4 Auxiliary RAM (AUXRAM)

There are total 256 bytes auxiliary RAM allocated in the 8051 external RAM area 800h - 8F Fh. P rograms can use "MOVX" instruction to access the AUXRAM.

#### 2.5 Dual Port RAM (DDCRAM1 & DDCRAM2)

There are 2x256 bytes Dual Port RAM allocated in the 8051 external RAM area 900h - 9FFh & E00h - EFFh for H/W auto transfer DDC. The external DDC1/2 Host can access the RAM as if two 24LC02 EEPROMs are connected onto the interface. The HS CL1, HS DA1 pins can access DDCRAM1 directly. And the HS CL2, HSDA2 pins can access DDCRAM2 directly. Programs can also us e "MOVX" instruction to access these RAM.





## 3. Chip Configuration


The Chip Configuration registers define configuration of the chip and function of the pins.

Reg name	addr	bit7	bit6 bi	t5	Bit4	bit3 bi	t2 bi	t1	bit0
PADMOD	F50h(w)	DA13E	DA12E	DA11E	DA10E	AD3E	AD2E	AD1E	AD0E
PADMOD	F51h(w)		P56E P	55E	P54E	P53E	P52E	P51E	P50E
PADMOD	F52h(w)	HIIC1E	IIICE	HIIC2E	CKOE	HCLPE	P42E	P41E	P40E
PADMOD	F53h(w)		P56oe	P55oe	P54oe F	53oe	P52oe F	51oe	P50oe
PADMOD	F54h(w)	P67oe	P66oe	P65oe	P64oe	P63oe	P62oe	P61oe	P60oe
PADMOD	F55h(w)	COP17	COP16	COP15	COP14	COP13	COP12	COP11	COP10
OPTION	F56h(w) F	W MF	DIV253	FclkE		ENSCL	Msel	MIICF1	MIICF0
PADMOD	F5Eh(w)				P74E	P73E	P72E	P71E	P70E
PADMOD	F5Fh(w)	P77oe	P76oe	P75oe	P74oe	P73oe	P72oe	P71oe	P70oe

PADMOD (w) : Pad mode control registers. (All are "0" in Chip Reset, except for HIIC1E bit)

D	A13E = 1	$\rightarrow$ Pin "P6.7/DA13" is DA13.
_	= 0	$\rightarrow$ Pin "P6.7/DA13" is P6.7.
D	A12E = 1	$\rightarrow$ Pin "P6.6/DA12" is DA12.
_	= 0	$\rightarrow$ Pin "P6.6/DA12" is P6.6.
D	A11E = 1	$\rightarrow$ Pin "P6.5/DA11" is DA11.
	= 0	$\rightarrow$ Pin "P6.5/DA11" is P6.5.
D	A10E = 1	$\rightarrow$ Pin "P6.4/DA10" is DA10.
	= 0	$\rightarrow$ Pin "P6.4/DA10" is P6.4.
А	D3E = 1	$\rightarrow$ Pin "P6.3/AD3" is AD3.
	= 0	$\rightarrow$ Pin "P6.3/AD3" is P6.3.
А	D2E = 1	$\rightarrow$ Pin "P6.2/AD2" is AD2.
	= 0	$\rightarrow$ Pin "P6.2/AD2" is P6.2.
А	D1E = 1	$\rightarrow$ Pin "P6.1/AD1" is AD1.
	= 0	$\rightarrow$ Pin "P6.1/AD1" is P6.1.
А	D0E = 1	$\rightarrow$ Pin "P6.0/AD0" is AD0.
	= 0	$\rightarrow$ Pin "P6.0/AD0" is P6.0.
	P56E = 1	$\rightarrow$ Pin "DA6/P5.6/CKO" is P5.6.
	= 0	$\rightarrow$ Pin "DA6/P5.6/CKO" is DA6/CKO selected by CKOE bit.
	P55E = 1	$\rightarrow$ Pin "DA5/P5.5" is P5.5.
	= 0	$\rightarrow$ Pin "DA5/P5.5" is DA5.
	P54E = 1	$\rightarrow$ Pin "DA4/P5.4" is P5.4.
	= 0	$\rightarrow$ Pin "DA4/P5.4" is DA4.
	P53E = 1	$\rightarrow$ Pin "DA3/P5.3" is P5.3.
	= 0	$\rightarrow$ Pin "DA3/P5.3" is DA3.
	P52E = 1	$\rightarrow$ Pin "DA2/P5.2" is P5.2.
	= 0	$\rightarrow$ Pin "DA2/P5.2" is DA2.
	P51E = 1	$\rightarrow$ Pin "DA1/P5.1" is P5.1.
	= 0	$\rightarrow$ Pin "DA1/P5.1" is DA1.
	P50E = 1	$\rightarrow$ Pin "DA0/P5.0" is P5.0.
	= 0	$\rightarrow$ Pin "DA0/P5.0" is DA0.
HI	IC1E = 1	$\rightarrow$ Pin "HSCL1/P3.0/Rxd" is HSCL1; pin "HSDA1/P3.1/Txd" is HSDA1.
	= 0	$\rightarrow$ Pin "HSCL1/P3.0/Rxd" is P3.0/Rxd; pin "HSDA1/P3.1/Txd" is P3.1/Txd.
П	ICE = 1	$\rightarrow$ Pin "ISDA/P3.4/T0" is ISDA; pin "ISCL/P7.7" is ISCL.
	= 0	$\rightarrow$ Pin "ISDA/P3.4/T0" is P3.4/T0; pin "ISCL/P7.7" is P7.7.
	HIIC2E = 1	$\rightarrow$ Pin "HSCL2/P7.5" is HSCL2. Pin "HSDA2/P7.6" is HSDA6.
	= 0	$\rightarrow$ Pin "HSCL2/P7.5" is P7.5. Pin "HSDA2/P7.6" is P7.6.





	CKOE = 1	$\rightarrow$ Pin "DA6/P5.6/CKO is CKO if P56E = 0.
		$\rightarrow$ Pin "DA6/P5.6/CKO" is DA6 if P56E = 0.
	HCLPE = 1	$\rightarrow$ Pin "DA7/P7.0/HCLAMP" is HCLAMP if P70E = 0.
	= 0 P42E = 1	$\rightarrow$ Pin "DA7/P7.0/HCLAMP" is DA7 if P70E = 0. $\rightarrow$ Pin "P4.2" is P4.2.
	P42E = 1 = 0	$\rightarrow$ Fill F4.2 is F4.2. $\rightarrow$ Reserved
	= 0 P41E = 1	$\rightarrow$ Pin "HBLANK/P4.1" is P4.1.
	= 0	$\rightarrow$ Pin "HBLANK/P4.1" is HBLANK.
	P40E = 1	$\rightarrow$ Pin "VBLANK/P4.0" is P4.0.
	= 0	$\rightarrow$ Pin "VBLANK/P4.0" is VBLANK.
P56oe	-	$\rightarrow$ P5.6 is output pin.
1 0000	= 0	$\rightarrow$ P5.6 is input pin.
P55oe	-	$\rightarrow$ P5.5 is output pin.
	= 0	$\rightarrow$ P5.5 is input pin.
P54oe	-	$\rightarrow$ P5.4 is output pin.
	= 0	$\rightarrow$ P5.4 is input pin.
P53oe	= 1	$\rightarrow$ P5.3 is output pin.
	= 0	$\rightarrow$ P5.3 is input pin.
P52oe	= 1	$\rightarrow$ P5.2 is output pin.
	= 0	$\rightarrow$ P5.2 is input pin.
P51oe	= 1	$\rightarrow$ P5.1 is output pin.
	= 0	$\rightarrow$ P5.1 is input pin.
P50oe	= 1	$\rightarrow$ P5.0 is output pin.
	= 0	$\rightarrow$ P5.0 is input pin.
P67oe	= 1	$\rightarrow$ P6.7 is output pin.
	= 0	$\rightarrow$ P6.7 is input pin.
P660	e = 1	$\rightarrow$ P6.6 is output pin.
	= 0	$\rightarrow$ P6.6 is input pin.
P65oe	= 1	$\rightarrow$ P6.5 is output pin.
	= 0	$\rightarrow$ P6.5 is input pin.
P64oe		$\rightarrow$ P6.4 is output pin.
	= 0	$\rightarrow$ P6.4 is input pin.
P63oe		$\rightarrow$ P6.3 is output pin.
	= 0	$\rightarrow$ P6.3 is input pin.
P62oe		$\rightarrow$ P6.2 is output pin.
Det	= 0	$\rightarrow$ P6.2 is input pin.
P61oe		$\rightarrow$ P6.1 is output pin.
Daa	= 0	$\rightarrow$ P6.1 is input pin.
P60oe		$\rightarrow$ P6.0 is output pin.
	= 0 COP17 = 1	$\rightarrow$ P6.0 is input pin.
	= 0	$\rightarrow$ Pin "P1.7" is CMOS Output. $\rightarrow$ Pin "P1.7" is 8051 standard I/O.
	= 0 COP16 = 1	$\rightarrow$ Pin "P1.6" is CMOS Output.
	= 0	$\rightarrow$ Pin "P1.6" is 8051 standard I/O.
	_ 0 COP15 = 1	$\rightarrow$ Pin "P1.5" is CMOS Output.
	= 0	$\rightarrow$ Pin "P1.5" is 8051 standard I/O.
	COP14 = 1	$\rightarrow$ Pin "P1.4" is CMOS Output.
	= 0	$\rightarrow$ Pin "P1.4" is 8051 standard I/O.
	COP13 = 1	$\rightarrow$ Pin "P1.3" is CMOS Output.
	= 0	$\rightarrow$ Pin "P1.3" is 8051 standard I/O.
	COP12 = 1	$\rightarrow$ Pin "P1.2" is CMOS Output.
	= 0	$\rightarrow$ Pin "P1.2" is 8051 standard I/O.



	COP11 = 1	$\rightarrow$ Pin "P1.1" is CMOS Output.
	= 0	$\rightarrow$ Pin "P1.1" is 8051 standard I/O.
	COP10 = 1	$\rightarrow$ Pin "P1.0" is CMOS Output.
	= 0	$\rightarrow$ Pin "P1.0" is 8051 standard I/O.
	P74E = 1	$\rightarrow$ Pin "VSYNC/P7.4" is P7.4.
	= 0	$\rightarrow$ Pin "VSYNC/P7.4" is VSYNC.
	P73E = 1 = 0	→ Pin "HSYNC/P7.3" is P7.3. → Pin "HSYNC/P7.3" is HSYNC.
	= 0 P72E = 1	$\rightarrow$ Pin (DA9/P7.2) is P7.2.
	= 0	$\rightarrow$ Pin 'DA9/P7.2' is DA9.
	 P71E =1	$\rightarrow$ Pin "DA8/P7.1" is P7.1.
	= 0	$\rightarrow$ Pin "DA8/P7.1" is DA8.
	P70E = 1	$\rightarrow$ Pin "DA7/P7.0/HCLAMP" is P7.0.
	= 0	$\rightarrow$ Pin "DA7/P7.0/HCLAMP" is DA7/HCLAMP selected by HCLPE bit.
	P77oe = 1	$\rightarrow$ P7.7 is output pin.
	= 0	$\rightarrow$ P7.7 is input pin.
	P76oe = 1	$\rightarrow$ P7.6 is output pin.
	= 0	$\rightarrow$ P7.6 is input pin.
	P75oe = 1	$\rightarrow$ P7.5 is output pin.
	= 0	$\rightarrow$ P7.5 is input pin.
	P74oe = 1	$\rightarrow$ P7.4 is output pin.
	= 0	$\rightarrow$ P7.4 is input pin.
	P73oe = 1	$\rightarrow$ P7.3 is output pin.
	= 0	$\rightarrow$ P7.3 is input pin.
P72oe	= 1	$\rightarrow$ P7.2 is output pin.
	= 0	$\rightarrow$ P7.2 is input pin.
P71oe		$\rightarrow$ P7.1 is output pin.
	= 0	$\rightarrow$ P7.1 is input pin.
P70oe		$\rightarrow$ P7.0 is output pin.
	= 0	$\rightarrow$ P7.0 is input pin.
OPTIO		ption configuration (All are "0" in Chip Reset).
	PWMF = 1	ightarrow Selects 94KHz PWM frequency.
	= 0	$\rightarrow$ Selects 47KHz PWM frequency.
	DIV253 = 1	$\rightarrow$ PWM pulse width is 253-step resolution.
	= 0	$\rightarrow$ PWM pulse width is 256-step resolution.
Fcl	kE = 1	$\rightarrow$ CPU is running at double rate
		$\rightarrow$ CPU is running at normal rate
	ENSCL = 1	→ Enable slave IIC block to hold HSCL pin low while MTV412M is unable to catch-up with the external master's speed.
	Msel = 1	$\rightarrow$ Master IIC block connect to HSCL1/HSDA1 pins.
	= 0	$\rightarrow$ Master IIC block connect to ISCL/ISDA pins.
	MIICF1,MIICF0	•
		$= 1,0 \rightarrow$ Selects 200KHz Master IIC frequency.
		$= 0,1 \rightarrow$ Selects 50KHz Master IIC frequency.
		$= 0,0 \rightarrow$ Selects 100KHz Master IIC frequency.



### 4. I/O Ports

#### 4.1 Port1

Port1 is a group of pseudo open drain pins or CMOS output pins. It can be used as general purpose I/O. Behavior of Port1 is the same as standard 8051.

#### 4.2 P3.0-2, P3.4

If these pins are not set as IIC pins, Port3 can be used as general purpose I/O, interrupt, UART and Timer pins. Behavior of Port3 is the same as standard 8051.

#### 4.3 Port4, Port5, Port6 and Port7

Port5, Port6 and Port7 are used as general purpose I/O. S/W needs to set the corresponding P 5(n)oe, P6(n)oe and P7(n)oe to define whether these pins are input or output. Port4 is pure output.

Reg name	addr	bit7	bit6 bi	t5	bit4 bi	t3 bi	t2 bi	t1	bit0
PORT5	F30h(r/w)								P50
PORT5	F31h(r/w)								P51
PORT5	F32h(r/w)								P52
PORT5	F33h(r/w)								P53
PORT5	F34h(r/w)								P54
PORT5	F35h(r/w)								P55
PORT5	F36h(r/w)								P56
PORT6	F38h(r/w)								P60
PORT6	F39h(r/w)								P61
PORT6	F3Ah(r/w)								P62
PORT6	F3Bh(r/w)								P63
PORT6	F3Ch(r/w)								P64
PORT6	F3Dh(r/w)								P65
PORT6	F3Eh(r/w)								P66
PORT6	F3Fh(r/w)								P67
PORT4	F58h(w)								P40
PORT4	F59h(w)								P41
PORT4	F5Ah(w)								P42
PORT7	F70h(r/w)								P70
PORT7	F71h(r/w)								P71
PORT7	F72h(r/w)								P72
PORT7	F73h(r/w)								P73
PORT7	F74h(r/w)								P74
PORT7	F75h(r/w)								P75
PORT7	F76h(r/w)								P76
PORT7	F77h(r/w)								P77

**PORT5** (r/w) : Port 5 data input/output value.

**PORT6** (r/w) : Port 6 data input/output value.

**PORT4** (w) : Port 4 data output value.

**PORT7** (r/w) : Port 7 data input/output value.

#### 5. PWM DAC

Each output pulse width of PWM DAC converter is controlled by an 8-bit register in XFR. The frequency of

**Revision 0.9** 



PWM clock is 47KHz or 94KHz, selected by PWMF. And the total duty cycle step of these DAC outputs is 253 or 256, selected by DIV253. If DIV253=1, writing FDH/FEH/FFH to DAC register generates stable high output. If DIV253=0, the output pulses low at least once even if the DAC register's content is FFH. Writing 00H to DAC register generates stable low output.

Reg name	addr	bit7	bit6 bi	t5	bit4 bi	t3 bi	t2 bi	t1	bit0
DA0	F20h(r/w)			Pul	se width of	PWM DA	C 0		
DA1	F21h(r/w)			Pul	se width of	PWM DA	C 1		
DA2	F22h(r/w)			Pul	se width of	PWM DA	C 2		
DA3	F23h(r/w)			Pul	se width of	PWM DA	C 3		
DA4	F24h(r/w)			Pul	se width of	PWM DA	C 4		
DA5	F25h(r/w)			Pul	se width of	PWM DA	C 5		
DA6	F26h(r/w)	Pulse width of PWM DAC 6							
DA7	F27h(r/w)	Pulse width of PWM DAC 7							
DA8	F28h(r/w)	Pulse width of PWM DAC 8							
DA9	F29h(r/w)	Pulse width of PWM DAC 9							
DA10	F2Ah(r/w)	Pulse width of PWM DAC 10							
DA11	F2Bh(r/w)	Pulse width of PWM DAC 11							
DA12	F2Ch(r/w)	Pulse width of PWM DAC 12							
DA13	F2Dh(r/w)			Puls	e width of	PWM DAG	C 13		

**DA0-13** (r/w) : The output pulse width control for DA0-13.


\* All of PWM DAC converters are centered with value 80h after power on.

### 6. H/V SYNC Processing

The H/V SY NC processing block performs the f unctions of composite s ignal s eparation/insertion. SYNC inputs presence c heck, frequency c ounting, polarity det ection and c ontrol, as well as t he protection of VBLANK output while VSYNC speeds up in high DDC communication clock rate.

Based on the digital filter, the HSYNC present and frequency function block treat any pulse longer than the specified time period as pulse, and the specified time period is controlled by (DF1,DF0) bits. The VSYNC digital filter has no control bit. It works as (DF1,DF0) = (0, 0) of HSYNC.





H/V SYNC Processor Block Diagram


### 6.1 Composite SYNC separation/insertion

The MTV412M continuously monitors the input HSYNC. If the vertical SYNC pulse can be extracted from the input, a CVpre flag is set and users can select the extracted "CVSYNC" for the source of polarity check, frequency count, and VBLANK output. The CVSYNC then has 8us delay compared to the original signal. The MTV412M can also insert pulse to HBLANK output during composite VSYNC's active time. The width of insert pulse is 1/8 HSYNC period and the insertion frequency can adapt to original HSYNC. The insert pulse of HBLANK can be disabled or enabled by setting "NoHins" control bit. If "NoHins" bit is set to "1", HBLANK output will be same as HSYNC input (of course, polarity can be controlled by HBpl bit).

#### 6.2 H/V Frequency Counter

MTV412M c and iscriminate H SYNC/VSYNC frequency and s ave the information in XF Rs. The 14-bit Hcounter counts the time of 64xHSYNC period, then loads the result into the HCNTH/HCNTL latch. The output value is then [(12800000/H-Freq) - 1], updated onc e per V SYNC/CVSYNC p eriod w hen VSYNC/CVSYNC is present or continuously updated when VSYNC/CVSYNC is non-present. The 12-bit Vcounter counts the time between two VSYNC pulses, then loads the result into the VCNTH/VCNTL latch. The output value is then (625 00/V-Freq), updated every VSYNC/CVSYNC period. An extra overflow bit indicates the condition of H/V counter overflow. The VFchg/HFchg interrupt is set when VCNT/HCNT value changes or ov erflows. Table 6.2.1 and Table 6.2.2 show the HCNT/VCNT value under the operations of 12MHz.





Timing Relationship of Composite SYNC signal Separation/Insertion when "NoHins" = 0



## 6.2.1 H-Freq Table

H-F	req(KHZ)	Output Value (14 bits)
1		12MHz OSC (hex / dec)
1	31.5	0FDEh / 4062
2	37.5	0D54h / 3412
3	43.3	0B8Bh / 2955
4	46.9	0AA8h / 2728
5	53.7	094Fh / 2383
6	60.0	0854h / 2132
7	68.7	0746h / 1862
8	75.0	06AAh / 1706
9	80.0	063Fh / 1599
10	85.9	05D1h / 1489
11	93.8	0554h / 1364
12	106.3	04B3h / 1203

#### 6.2.2 V-Freq Table

V-	Freq(Hz)	Output value (12bits) 12MHz OSC (hex / dec)					
1	56	45Ch / 1116					
2	60	411h / 1041					
3	70	37Ch / 892					
4	72	364h / 868					
5	75	341h / 833					
6	85	2DFh / 735					

#### 6.3 H/V Present Check

The Hpresent function checks the input HSYNC pulse, and the Hpre flag is set when HSYNC is over 10KHz or cleared when HSYNC is under 10Hz. The Vpresent function checks the input VSYNC pulse, and the Vpre flag is set when VSYNC is over 40Hz or cleared when VSYNC is under 10Hz. The HPRchg interrupt is set when the Hpre value changes. The VPRchg interrupt is set when the Vpre/CVpre value change.

#### 6.4 H/V Polarity Detect

The polarity functions detect the input H SYNC/VSYNC high and I ow pulse duty cycle. If the high pulse duration is longer than that of the low pulse, the negative polarity is asserted; otherwise, positive polarity is asserted. The HPLchg interrupt is set when the Hpol value changes. The VPLchg interrupt is set when the Vpol value changes.

#### 6.5 Output HBLANK/VBLANK Control and Polarity Adjust

The HBLANK is the mux output of HSYNC and composite H pulse. The V BLANK is the mux output of VSYNC and CVSYNC. The mux selection and output polarity are S/W controllable. The VBLANK output is cut off when VSYNC frequency is over 250Hz. The HBLANK/VBLANK shares the output pin with P4.1/P4.0.

#### 6.6 VSYNC Coast Pulse Output

This output pin define the period of ADC PLL which is needed to disable locking for composite sync. The output polarity of VCOAST are S/W controllable.

#### 6.7 HSYNC Clamp Pulse Output

The HCLAMP output is activated by setting "HCLPE" control bit. The leading edge position, pulse width and polarity of HCLAMP are S/W controllable.

#### 6.8 VSYNC Interrupt

The MTV412M checks the VSYNC input pulse and generates an interrupt at its leading edge. The VSYNC flag is set each time when MTV412M detects a VSYNC pulse. he flag is cleared by S/W writing a "0".

Revision 0.9



#### 6.9 H/V SYNC Processor Register

Reg name	addr	bit7	bit6 bi	t5	bit4 bi	t3 bi	t2 bi	t1	bit0
HVSTUS	F40h(r) C	Vpre		Hpol	Vpol	Hpre	Vpre	Hoff	Voff
HCNTH	F41h(r)	Hovf		HF13	HF12 H	F11 H	F10	HF9	HF8
HCNTL	F42h(r)	HF7 H	F6 H	F5 H	F4 H	F3	HF2 H	F1 H	F0
VCNTH	F43h(r) V	ov f				VF11 V	F 10	VF9	VF8
VCNTL	F44h(r)	VF7 VF	F 6 V F	5	VF4 VF	5 3 V F	5 2 V F	5 1 V F	0
HVCTR0	F40h(w)	C1	C0	NoHins				HBpl	VBpl
HVCTR2	F42h(w)								
HVCTR3	F43h(w)		CLPEG	CLPPO	CLPW2	CL PW10	CL PW0		
HVCTR4	F44h(w)							DF1	DF0
INTFLG	F48h(r/w)	H PRchg	VPRchg	HPLchg	VPLchg	HFchg	VFchg		Vsync
INTEN	F49h(w) E	H PR	EVPR	EHPL	EVPL	EHF	EVF		EVsync

**HVSTUS** (r): The status of polarity, present and static level for HSYNC and VSYNC.

Vpre = 1	$\rightarrow$ The extracted CVSYNC is present.
	$\rightarrow$ The extracted CVSYNC is not present.
P 0.	$\rightarrow$ HSYNC input is positive polarity. $\rightarrow$ HSYNC input is negative polarity.
	$\rightarrow$ VSYNC (CVSYNC) is positive polarity.
P **	$\rightarrow$ VSYNC (CVSYNC) is negative polarity.
	$\rightarrow$ HSYNC input is present.
1	$\rightarrow$ HSYNC input is not present.
•	$\rightarrow$ VSYNC input is present.
	$\rightarrow$ VSYNC input is not present.
	$\rightarrow$ Off level of HSYNC input is high.
= 0	$\rightarrow$ Off level of HSYNC input is low.
off* = 1	$\rightarrow$ Off level of VSYNC input is high.
= 0	$\rightarrow$ Off level of VSYNC input is low.
off and Vo	ff are valid when Hpre=0 or Vpre=0.
.,	eq counter's high bits.
	$\rightarrow$ H-Freq counter is overflowed, this bit is cleared by H/W when condition removed.
пг 13 - пго .	6 high bits of H-Freq counter.
ITL (r) : H-Fr	eq counter's low byte.
ITH (r): V-Fre	eq counter's high bits.
f = 1	$\rightarrow$ V-Freq counter is overflowed, this bit is cleared by H/W when condition removed.
VF11 - 8 :	4 high bits of V-Freq counter.
I <b>TL</b> (r) : V-Fre	eq counter's low byte.
<b>TRO</b> (w) $\cdot$ H/V	SYNC processor control register 0.
= 0,1	
NoHins = 1	ightarrow HBLANK has no insert pulse in composite mode.
- 0	$\rightarrow$ HBLANK has insert pulse in composite mode.
= 0	
pl = 1 = 0	$\rightarrow$ Negative polarity HBLANK output. $\rightarrow$ Positive polarity HBLANK output.
	= 0 pol = 1 = 0 pol = 1 = 0 pre = 1 = 0 pre = 1 = 0 off* = 1 = 0 off* = 1 = 0 off and Vol ITH (r) : H-Fre Vf = 1 HF13 - HF8 : ITL (r) : V-Fre f = 1 VF11 - 8 : ITL (r) : V-Fre f = 1 VF11 - 8 : ITL (r) : H/V S , C0 = 1,1 = 1,0 = 0,0 = 0,1 = 0 Pre = 1 = 1 VF17 = 1 VF17 = 1 Pre = 1 VF17 = 1 Pre = 1 VF17 = 1 Pre = 1 VF17 = 1 Pre = 1 Pre = 1 VF17 = 1 Pre = 1 VF17 = 1 Pre = 1 VF17 = 1 Pre = 1 Pre



VB	pl = 1 = 0	$\rightarrow$ Negative polarity VBLANK output. $\rightarrow$ Positive polarity VBLANK output.
		IC clamp pulse control register.
CL	PEG = 1	$\rightarrow$ Clamp pulse follows HSYNC leading edge.
	= 0	ightarrow Clamp pulse follows HSYNC trailing edge.
CL	PPO = 1	$\rightarrow$ Positive polarity clamp pulse output.
		$\rightarrow$ Negative polarity clamp pulse output.
	CLPW2 : CLF	PW0 : Pulse width of clamp pulse is
		[(CLPW2:CLPW0) + 1] x 0.167 µs for 12MHz X'tal selection.
нустя	<b>24</b> (\w/) ·	
	DF1, DF0 :	
	= 0,0	ightarrow The digital filter will treat any HSYNC pulse shorter than one OSC period
	0,0	(83.33ns) as noise, between one and two OSC period (83.33ns to 166.67ns) as
		unknown region, and longer than two OSC period (166.67ns) as pulse.
	= 0,1	$\rightarrow$ The digital filter will treat any HSYNC pulse shorter than half OSC period
		(41.66ns) as noise, between half and one OSC period (41.66ns to 83.33ns) as
		unknown region, and longer than one OSC period (83.33ns) as pulse.
	= 1,x	$\rightarrow$ Disable the digital filter for HSYNC.
		int flog. An interrupt event will get its individual flog, and if the corresponding interrupt
INTFLO		Ipt flag. An interrupt event will set its individual flag, and, if the corresponding interrupt ebit is set, the INT1 source of 8051 core will be driven by a z ero level. Software
		clear this register while serving the interrupt routine.
HP	Rchg= 1	$\rightarrow$ No action.
	= 0	$\rightarrow$ Clears HSYNC presence change flag.
VP	Rchg= 1	$\rightarrow$ No action.
	= 0	$\rightarrow$ Clears VSYNC presence change flag.
Н	PLchg= 1	$\rightarrow$ No action.
	= 0	ightarrow Clears HSYNC polarity change flag.
VP	Lchg=1	$\rightarrow$ No action.
	= 0	ightarrow Clears VSYNC polarity change flag.
HFc	hg = 1	$\rightarrow$ No action.
	= 0	ightarrow Clears HSYNC frequency change flag.
V	Fchg = 1	$\rightarrow$ No action.
	= 0	ightarrow Clears VSYNC frequency change flag.
Vs	ync = 1	$\rightarrow$ No action.
	= 0	$\rightarrow$ Clears VSYNC interrupt flag.
INTFL	<b>2</b> (r) · Interru	upt flag.
HP	Rchg= 1	$\rightarrow$ Indicates a HSYNC presence change.
VP	Rchg= 1	$\rightarrow$ Indicates a VSYNC presence change.
H	PLchg= 1	$\rightarrow$ Indicates a VSTNC pleasing change. $\rightarrow$ Indicates a HSYNC polarity change.
VP	Lchg = 1	$\rightarrow$ Indicates a VSYNC polarity change.
HFc	hg = 1	$\rightarrow$ Indicates a HSYNC frequency change or counter overflow.
V	Fchg = 1	$\rightarrow$ Indicates a VSYNC frequency change or counter overflow.
Vs	ync = 1	$\rightarrow$ Indicates a VSYNC interrupt.
INTEN		upt enable.
EH	PR = 1	$\rightarrow$ Enables HSYNC presence change interrupt.
EV	PR = 1	$\rightarrow$ Enables VSYNC presence change interrupt.
EH	PL = 1	$\rightarrow$ Enables HSYNC polarity change interrupt.
EV	PL = 1	$\rightarrow$ Enables VSYNC polarity change interrupt.
EH	F = 1	$\rightarrow$ Enables HSYNC frequency change / counter overflow interrupt.
<b>D</b> · ·	~ ~	



 $\begin{array}{ll} {\sf EV} & {\sf F} &= 1 & \rightarrow {\sf Enables \,\,VSYNC \,frequency \,change \,/ \,counter \,overflow \,interrupt.} \\ {\sf E} & {\sf Vsync=1} & \rightarrow {\sf Enables \,\,VSYNC \,interrupt.} \end{array}$ 

### 7. DDC & IIC Interface

#### 7.1 DDC1/DDC2x Mode, DDCRAM1/DDCRAM2 and SlaveA1/SlaveA2 block

The M TV412M s upports VESA DDC f or bo th D -sub an d D VI interfaces through HSCL1/HSDA1 and HSCL2/HSDA2 pins. The HSCL1/HSDA1 pins access DDCRAM1 by SlaveA1, and the HSCL2/HSDA2 pins access DDCRAM2 by SlaveA2. The MTV412M enters DDC1 mode for both DDC channels after Reset. In this mode, VSYNC is used as data clock. The HSCL1/HSCL2 pin should remain at high. The data output to the HSDA1/HSDA2 pin is taken from a shift register in MTV412M. The shift register automatically fetches EDID data from the lower 128 bytes of the Dual Port RAM (DDC RAM1/DDCRAM2), then sends it in 9-bit packet formats inclusive of a null bit (=1) as packet separator. S/W may enable/disable the DDC1 function by setting/clearing the DDC1en control bit.

The MTV412M switches to DDC2x mode when it detects a high to low transition on the HSCL1/HSCL2 pin. In this mode, the Slav eA1/SlaveA2 IIC block a utomatically transmits/receives data to/from the IIC Master. The t ransmitted/received d ata is t aken-from/saved-to the DDC RAM1/DDCRAM2. In si mple w ords, MTV412M can behaves as two 24LC 02 E EPROMs. The only thing S/W needs to do is to write the EDID data to DDCRAM1/DDCRAM2. These slave address of SlaveA1/SlaveA2 block can be chosen by S/W as 5-bit, 6-bit or 7-bit. For example, if S/W chooses 5-bit slave address as 10100b, the SlaveA1 IIC block then responds to slave address 10100xxb. The SlaveA1/SlaveA2 can be enabled/disabled by setting/clearing the EnslvA1/EnslvA2 b it. The I ower/upper D DCRAM1/DDCRAM2 can/cannot b e w ritten b y the IIC Master b y setting/clearing the EN128w/En256w bit. Besides, if the Only128 control bit is set, the SlaveA1/SlaveA2 only accesses the lower 128 bytes of the DDCRAM1/DDCRAM2.

The MTV412M returns to DDC1 mode if HSCL1 is kept high for 128 VSYNC clock period. However, it locks in DDC2B mode if a valid IIC address (1010xxxb) has been detected on HSCL1/HSDA1 buses. The DDC2 flag reflects the current DDC status, S/W may clear it by writing a "0" to it.

#### 7.2 SlaveB Block

The SlaveB IIC block is connected to HSDA1 and HSCL1 pins only. This block can receive/transmit data using IIC protocols. S/W may write the SLVBADR register to determine the slave addresses.

In receive mode, the block first detects IIC slave a ddress matching the condition then i ssues a SIvBMI interrupt. The data from HSDA1 is shifted into shift register then written to RCBBUF register when a data byte is received. The first byte loaded is word address (slave address is dropped). This block also generates a RCBI (receives buffer full interrupt) every time when the RCBBUF is loaded. If S/W is not able to read out the RCBBUF in time, the next byte in shift register is not written to RCBBUF and the slave block returns NACK to the master. This feature guarantees the data integrity of communication. The WadrB flag can tell S/W whether the data in RCBBUF is a word address or not.

In transmit mode, the block first detects IIC slave address matching the condition, then is sues a SIvBMI interrupt. In the meantime, the dat a pre-stored in the TXBBUF is loaded into shift register, resulting in TXBBUF emptying and generates a TXBI (transmit buffer empty interrupt). S/W should write the TXBBUF a new byte for the next transfer before shift register empties. A failure of this process causes data corrupt. The TXBI occurs every time when shift register reads out the data from TXBBUF.

The SIvBMI is cleared by writing "0" to corresponding bit in INTFLG register. The RCBI is cleared by reading out RCBBUF. The TXBI is cleared by writing TXBBUF.

\*Please refer to the attachments about "Slave IIC Block Timing".

#### 7.3 Master Mode IIC Function Block

The master mode IIC block can be connected to the ISDA /ISCL pins or the HSDA1/HSCL1 pins, selected by Msel control bit. Its s peed c an be s elected within the range of 50KHz-400KHz by S /W setting the MIICF1/MIICF0 control bit. The software program can access the external IIC device through this interface. A summary of master IIC access is illustrated as follows.



### 7.3.1. To write IIC Device

- 1. Write MBUF the Slave Address.
- 2. Set S bit to Start.
- 3. After the MTV412M transmits this byte, a Mbufl interrupt is triggered.
- 4. Programs can write MBUF to transfer next byte or set P bit to stop.

\* Please refer to the attachments about "Master IIC Transmit Timing".

7.3.2. To read IIC Device

- 1. Write MBUF the Slave Address.
- 2. Set S bit to Start.
- 3. After the MTV412M transmits this byte, a Mbufl interrupt is triggered.
- 4. Set or reset the MAckO flag according to the IIC protocol.
- 5. Read out MBUF the useless byte to continue the data transfer.
- 6. After the MTV412M receives a new byte, the Mbufl interrupt is triggered again.
- 7. Read MBUF also trigger the next receive operation, but set P bit before read can terminate the operation.

\* Please refer to the attachments about "Master IIC Receive Timing".

Reg name	addr	bit7 bi	t6	bit5	bit4 bi	t3	bit2	bit1	bit0
IICCTR	F00h (r/w)	DDC2A1	DDC2A2				MAckO	Р	S
IICSTUS	F01h (r)	WadrB		SIvRWB	SAckIn	SLVS			MAckIn
INTFLG	F03h (r)	TXBI	RCBI	SIvBMI	STOPI	ReStal	WslvA1I	WslvA2I	Mbufl
INTFLG	F03h (w)			SIvBMI	STOPI	ReStal	WslvA1I	WslvA2I	Mbufl
INTEN	F04h (w)	ETXBI	ERCBI	ESIvBMI	ESTOPI	EReStal	EWSIvA1I	EWSIvA2I	EMbufl
MBUF	F05h (r/w)			Master I	IC receive	/transmit c	lata buffer		
DDCCTRA1	F06h (w)	DDC1en	En128W	En256W	Only128		SI	vA1bs1	SlvA1bs0
SLVA1ADR	F07h (w)	ENSIvA1			Slave	e A1 IIC a	ddress		
RCBBUF	F08h (r)			S	ave B IIC	receive bu	ıffer		
TXBBUF	F08h (w)			Master IIC receive/transmit data buffer					
SLVBADR	F09h (w)	ENSIvB			Slav	e B IIC ac	ldress		
DDCCTRA2	F86h (w)	DDC1en	En128W	En256W	Only128		SI	vA2bs1	SlvA2bs0
SLVA2ADR	F87h (w)	ENSIvA2			Slave	e A2 IIC a	ddress		

**IICCTR** (r/w) : IIC interface status/control register.

	DDC2A1 = 1	$\rightarrow$ DDC2 is active for HSCL1/HSDA1 pins.
	= 0	$\rightarrow$ MTV412M remains in DDC1 mode for HSCL1/HSDA1 pins.
	DDC2A2 = 1	$\rightarrow$ DDC2 is active for HSCL2/HSDA2 pins.
	= 0	$\rightarrow$ MTV412M remains in DDC1 mode for HSCL2/HSDA2 pins.
Μ	AckO = 1	$\rightarrow$ In master receive mode, NACK is returned by MTV412M.
	= 0	$\rightarrow$ In master receive mode, ACK is returned by MTV412M.
S,	P = ↑, 0	$\rightarrow$ Start condition when Master IIC is not during transfer.
	= X, ↑	$\rightarrow$ Stop condition when Master IIC is not during transfer.
		$\rightarrow$ Resume transfer after a read/write MBUF operation.
IICSTI	JS (r) : IIC inte	rface status register.
Wa	drB = 1	-
	SlvRWB = 1	$\rightarrow$ Current transfer is slave transmit
	= 0	$\rightarrow$ Current transfer is slave receive
SA	ckln = 1	$\rightarrow$ The external IIC host respond NACK.
SLV	S = 1	$\rightarrow$ The slave block has detected a START, cleared when STOP detected.
	MAckIn = 1	$\rightarrow$ Master IIC bus error, no ACK received from the slave IIC device.
	= 0	$\rightarrow$ ACK received from the slave IIC device.



INTFL	<b>-G</b> (w) :		ot flag. A interrupt event will set its individual flag, and, if the corresponding interrupt
			bit is set, the 8051 INT1 source will be driven by a zero level. Software MUST clear
SI	vBM	-	jister while serving the interrupt routine. $\rightarrow$ No action.
51	VDIVI	= 0	$\rightarrow$ No action. $\rightarrow$ Clears SlvBMI flag.
ST		= 0 = 1	$\rightarrow$ No action.
51	011	= 0	$\rightarrow$ Clears STOPI flag.
	ReStal		$\rightarrow$ No action.
	Reota	= 0	$\rightarrow$ Clears ReStal flag.
	WslvA	-	$\rightarrow$ No action.
	-	= 0	$\rightarrow$ Clears WsIvA1I flag.
	WslvA	2l = 1	$\rightarrow$ No action.
		= 0	$\rightarrow$ Clears WsIvA2I flag.
М	bufl	= 1	$\rightarrow$ No action.
		= 0	ightarrow Clears Master IIC bus interrupt flag (Mbufl).
INTEI	<b>_G</b> (r) :	Interru	nt flag
Т	XBI	= 1	$\rightarrow$ Indicates the TXBBUF need a new data byte, cleared by writing TXBBUF.
RC		= 1	$\rightarrow$ Indicates the RCBBUF has received a new data byte, cleared by writing rXbbbr $\therefore$
no	Bi	- •	RCBBUF.
SI	vBM	l = 1	$\rightarrow$ Indicates the slave IIC address B match condition.
ST	OPI	= 1	ightarrow Indicates the slave IIC has detected a STOP condition for HSCL1/HSDA1 pins.
	ReStal	= 1	→ Indicates the slave IIC has detected a repeat START condition for HSCL1/HSDA1 pins.
	WslvA	1I = 1	$\rightarrow$ Indicates the slave A1 IIC has detected a STOP condition of write mode.
	WslvA	2l = 1	ightarrow Indicates the slave A2 IIC has detected a STOP condition of write mode.
Mb	ufl	= 1	ightarrow Indicates a byte is sent/received to/from the master IIC bus.
	<b>N</b> (w) :	Intorru	pt enable.
ET		= 1	$\rightarrow$ Enables TXBBUF interrupt.
ER		   = 1	$\rightarrow$ Enables RCBBUF interrupt.
<u> </u>	ESIVB		$\rightarrow$ Enables slave address B match interrupt.
	ESTO		$\rightarrow$ Enables IIC bus STOP interrupt.
	EReSt	al = 1	$\rightarrow$ Enables IIC bus repeat START interrupt.
	EWSIv	A1I = 1′	$\rightarrow$ Enables slave A1 IIC bus STOP of write mode interrupt.
	EWSIv	A2I = 1	$\rightarrow$ Enables slave A2 IIC bus STOP of write mode interrupt.
EM	buf	l = 1	$\rightarrow$ Enables Master IIC bus interrupt.
Mbuf	(w) :		IIC data shift register, after START and before STOP condition, write this register as MTV412M's transmission to the IIC bus.
Mbuf	(r) :		IIC data shift register, after START and before STOP condition, read this register es MTV412M's reception from the IIC bus.
חחח		<u>م</u> مر . ب	interface control register for HSCL1, HSDA1 pins.
DDCC	DDC1e		$\rightarrow$ Enables DDC1 data transfer in DDC1 mode.
	bbon	= 0	$\rightarrow$ Disables DDC1 data transfer in DDC1 mode.
	En128	-	$\rightarrow$ The lower 128 bytes (00-7F) of DDCRAM1 can be written by IIC master.
		= 0	$\rightarrow$ The lower 128 bytes (00-7F) of DDCRAM1 cannot be written by IIC master.
	En256	-	$\rightarrow$ The higher 128 bytes (80-FF) of DDCRAM1 can be written by IIC master.
		= 0	$\rightarrow$ The higher 128 bytes (80-FF) of DDCRAM1 cannot be written by IIC master.
	Only12	28 = 1	$\rightarrow$ The SlaveA1 always accesses EDID data from the lower 128 bytes of DDCRAM1.
		= 0	$\rightarrow$ The SlaveA1 accesses EDID data from the whole 256 bytes DDCRAM1.
		NOT SIVA	1bs0 : Slava IIC block A1's slava addross longth

 $\Rightarrow$  The SlaveAT accesses EDD data from the whole 250 SlvA1bs1,SlvA1bs0 : Slave IIC block A1's slave address length.



Е

F

# MYSON-CENTURY TECHNOLOGY

- = 1,0  $\rightarrow$  5-bit slave address.
- = 0,1  $\rightarrow$  6-bit slave address.
- = 0,0  $\rightarrow$  7-bit slave address.

**SLVA1ADR** (w) : Slave IIC block A1's enable and address.

- nslvA1= 1  $\rightarrow$  Enables slave IIC block A1.
  - $= 0 \rightarrow$  Disables slave IIC block A1.
- bit6-0: Slave IIC address A1 to which the slave block should respond.
- **RCBBUF** (r) : Slave IIC block B receives data buffer.
- **TXBBUF** (w) : Slave IIC block B transmits data buffer.

**SLVBADR** (w) : Slave IIC block B's enable and address.

- $NslvB = 1 \longrightarrow Enables \ slave \ IIC \ block \ B.$ 
  - = 0  $\rightarrow$  Disables slave IIC block B.
- bit6-0: Slave IIC address B to which the slave block should respond.

DDCCTRA2 (w) : DDC interface control register for HSCL2, HSDA2 pins.

DDC1en = 1 $\rightarrow$  Enables DDC1 data transfer in DDC1 mode.  $\rightarrow$  Disables DDC1 data transfer in DDC1 mode. = 0 En128W = 1  $\rightarrow$  The lower 128 bytes (00-7F) of DDCRAM2 can be written by IIC master. = 0 $\rightarrow$  The lower 128 bytes (00-7F) of DDCRAM2 cannot be written by IIC master. En256W = 1 $\rightarrow$  The higher 128 bytes (80-FF) of DDCRAM2 can be written by IIC master.  $\rightarrow$  The higher 128 bytes (80-FF) of DDCRAM2 cannot be written by IIC master. = 0  $\rightarrow$  The SlaveA2 always accesses EDID data from the lower 128 bytes of DDCRAM2. Only 128 = 1 $\rightarrow$  The SlaveA2 accesses EDID data from the whole 256 bytes DDCRAM2. = 0SIvA2bs1, SIvA2bs0 : Slave IIC block A2's slave address length. 1.0  $\rightarrow$  5-bit slave address. = 0.1  $\rightarrow$  6-bit slave address. = 0.0  $\rightarrow$  7-bit slave address. =

**SLVA2ADR** (w) : Slave IIC block A2's enable and address.

- E nslvA2= 1  $\rightarrow$  Enables slave IIC block A2.
  - $= 0 \rightarrow \text{Disables slave IIC block A2.}$

bit6-0 : Slave IIC address A2 to which the slave block should respond.

#### 8. Low Power Reset (LVR) & Watchdog Timer

When the voltage level of power supply is below 3.8V(+/-0.2V) / 2.5V(+/-0.15V) in 5V / 3.3V applications for a specific period of time, the LVR generates a chip reset signal. After the power supply is above 3.8V(+/-0.2V) / 2.5V(+/-0.15V) in 5V / 3.3V applications, LVR maintains in reset state for 144 X'tal cycle to guarantee the chip exit reset condition with a stable X'tal oscillation.

The Watchdog Timer automatically generates a device reset when it is overflowed. The interval of overflow is 0.25 sec x N, where N is a number from 1 to 8, and can be programmed via register WDT(2:0). The timer function is disabled after power on reset, users can activate this function by setting WEN, and clear the timer by setting WCLR.

#### 9. A/D converter

The MTV312M is equipped with four VDD range 8-bit A/D converters. So if the VDD = 5V/3.3V, and then the ADC conversion range is 5V/3.3V, S/W can select the current convert channel by setting the SADC1/SADC0 bit. The refresh rate for the ADC is OSC freq./1536 (128us for 12MHz X'tal).

Revision 0.9



The ADC compares the input pin voltage with internal VDD\*N/64 voltage (where N = 0 - 255). The ADC output value is N when pin voltage is greater than VDD\*N/255 and smaller than VDD\*(N+1)/255.

Reg name	addr	bit7	bit6 bi	t5	bit4 bi	t3 bi	t2 bi	t1	bit0	
ADC	F10h (w)	ENADC				SADC3 \$	ADC2 \$	ADC1	SADC0	
ADC	F10h (r)				ADC conv	/ert result				
WDT	F18h (w)	WE N	WCLR				WDT2 W	D T1	WDT0	
<b>WDT</b> (w) :	Watchdo	g Timer co	ontrol regis	ster.						
WE N	=	$1 \rightarrow$	Enables V	Vatchdog <sup>·</sup>	Timer.					
W CLF	2 =	$1 \rightarrow$	Clears Wa	atchdog Ti	mer.					
WDT2	2: WDT0 =	$= 0 \longrightarrow$	Overflow i	nterval = 8	3 x 0.25 se	ec.				
	=	$= 1 \rightarrow$	Overflow interval = 1 x 0.25 sec.							
	=	$2 \rightarrow$	Overflow i	nterval = 2	2 x 0.25 se	ec.				
	=	$3 \rightarrow$	Overflow i	nterval = 3	3 x 0.25 se	ec.				
	=	$4 \rightarrow$	Overflow i	nterval = 4	4 x 0.25 se	ec.				
	=	$5 \rightarrow$	Overflow i	nterval = 5	5 x 0.25 se	ec.				
	=	$6 \rightarrow$	Overflow i	nterval = 6	6 x 0.25 se	ec.				
	=	$7 \rightarrow$	Overflow i	nterval = 7	7 x 0.25 se	eC.				
<b>ADC</b> (w) :	ADC con	trol.								
EN AD	C =	$1 \rightarrow$	Enables A	DC.						
S ADC	0 =	$1 \rightarrow$	Selects Al	DC0 pin in	put.					
S ADC	1 =	$1 \rightarrow$	Selects Al	DC1 pin in	put.					
S ADC	2 =	$1 \rightarrow$	Selects Al	DC2 pin in	put.					
S ADC	3 =	$1 \rightarrow$	Selects Al	DC3 pin in	put.					

**ADC** (r) : ADC convert result.

#### 11. In System Programming function (ISP)

The Flash memory can be programmed by a specific WRITER in parallel mode, or by IIC Host in serial mode while the system is working. The features of ISP are outlined as below:

- 1. Single 3.3V power supply for Program/Erase/Verify.
- 2. Block Erase: 1024 bytes for Program Code, 10mS
- 3. Whole Flash erase (Blank): 10mS
- 4. Byte/Word programming Cycle time: 60uS per byte
- 5. Read access time: 50ns
- 6. Only one two-pin IIC bus (shared with DDC2) is needed for ISP in user/factory mode.
- 7. IIC Bus clock rates up to 140KHz.
- 8. Whole 128K-byte Flash programming within 12 Sec.
- 9. CRC check provides 100% coverage for all single/double bit errors.

There are two methods to enter the ISP mode which are described as below: Method 1). The Valid ISP Slave Address and Compared data are transmitted Method 2). Write 93h to ISP enable register (ISPEN)

Reg name	addr	bit7	bit6 bi	t5	bit4 bi	t3 bi	t2 bi	t1	bit0
ISPSLV	F0Bh(w)			<b>ISP Slave</b>	e address				
ISPEN	F0Ch(w)			Write	93h to en	able ISP I	Mode		

**ISPSLV** (w) : ISP Slave IIC's address.

bit7-2 : ISP Slave IIC's address to which the ISP block should respond. The default value is 100101. **ISPEN**(w) : Write 93h to enable ISP Mode for ISP enable method 2.



# Memory Map of XFR

Reg name	addr	bit7	bit6 bi	t5	bit4 bi	t3 bi	t2 bi	t1	bit0	
IICCTR	F00h (r/w)	DDC2					MAckO	Р	S	
IICSTUS	F01h (r)	WadrB		SIvRWB	SAckIn	SLVS			MAckIn	
INTFLG	F03h (r)	TXBI	RCBI	SIvBMI	STOPI	ReStal	WSIvAI		Mbufl	
INTFLG	F03h (w)			SIvBMI	STOPI	ReStal	WSIvAI		Mbufl	
INTEN	F04h (w)	ETXBI	ERCBI	<b>ESIvBMI</b>	ESTOPI	EReStal	EWSIvAI		EMbufl	
MBUF	F05h (r/w)			Master IIC	receives/	transmits of	data buffe	r		
DDCCTR	F06h (w)	DDC1en	En128W	En256W	Only128			SlvAbs1	SlvAbs0	
SLVAADR	F07h (w)	ENSIvA			Slave	A IIC add	dress			
RCBBUF	F08h (r)			Sla	ve B IIC re	eceives bu	ffer			
TXBBUF	F08h (w)			Slav	/e B IIC tra	ansmits bu	uffer			
SLVBADR	F09h (w)	ENSIvB			Slave	e B IIC add	dress			
ISPSLV	F0Bh(w)			ISP Slave	e address					
ISPEN	F0Ch(w)			Write	93h to er	able ISP I	Mode			
ISPCMP1	F0Dh(w)			ISF	compare	d data 1 [7	7:0]			
ISPCMP2	F0Eh(w)					d data 2 [7				
ISPCMP3	F0Fh(w)			ISF	compare	d data 3 [7			-	
ADC	F10h (w)	ENADC				SADC3 S	S ADC2 S	S ADC1	SADC0	
ADC	F10h (r)					ADC conv			-	
WDT	( )	WE N	WCLR				WDT2 V	VD T1	WDT0	
DA0	F20h(r/w)					f PWM DA				
DA1	F21h(r/w)					f PWM DA				
DA2	F22h(r/w)		Pulse width of PWM DAC 2							
DA3	F23h(r/w)		Pulse width of PWM DAC 3							
DA4	F24h(r/w)		Pulse width of PWM DAC 4							
DA5	F25h(r/w)		Pulse width of PWM DAC 5							
DA6	F26h(r/w)					f PWM DA				
DA7	F27h(r/w)					f PWM DA				
DA8	F28h(r/w)					f PWM DA				
DA9	F29h(r/w)					f PWM DA				
DA10	F2Ah(r/w)					PWM DA				
DA11	F2Bh(r/w)					PWM DA				
DA12	F2Ch(r/w)					PWM DA				
DA13	F2Dh(r/w)			Puls	e width of	PWM DA	C 13			
PORT5	F30h(r/w)								P50	
PORT5	F31h(r/w)								P51	
PORT5	F32h(r/w)								P52	
PORT5	F33h(r/w)								P53	
PORT5	F34h(r/w)								P54	
PORT5	F35h(r/w)								P55	
PORT5	F36h(r/w)								P56	
PORT6 PORT6	F38h(r/w)								P60	
PORT6	F39h(r/w)								P61	
PORT6	F3Ah(r/w) F3Bh(r/w)								P62 P63	
PORT6	F3Bh(r/w)								P63 P64	
PORT6	F3Dh(r/w)								P65	
PORT6	F3Eh(r/w)								P65	
PORT6	F3En(I/w)								P66 P67	
HVSTUS	F40h(r) C	Vpre		Hpol	Vpol	Hpre	Vpre	Hoff	Voff	
HCNTH	F40h(r) C	Hovf		HF13	HF12	HF11 H		HF9	HF8	
Revision 0.9	1 - 1 1 (1)	11011		- 21			110	111.9	April 20	



# MTV412M (Rev 0.9)

					=				= -
HCNTL	F42h(r)	HF7 H	F6 H	F5 H	F4 H	F3	HF2 H		F0
VCNTH	F43h(r) V					VF11 V		VF9	VF8
VCNTL	F44h(r)	VF7	VF6	VF5	VF4	VF3	VF2	VF1	VF0
HVCTR0	F40h(w)	C1	C0	NoHins				HBpl	VBpl
HVCTR3	F43h(w)		CLPEG	CLPPO	CLPW2	CL PW10	CL PW0		
HVCTR4	F44h(w)	VCpol						DF1	DF0
INTFLG	\ /	H PRchg	VPRchg	HPLchg	VPLchg	HFchg	VFchg		Vsync
INTEN	F49h(w) E		EVPR	EHPL	EVPL	EHF	EVF		EVsync
PADMOD	F50h(w)	DA13E	DA12E	DA11E	DA10E	AD3E	AD2E	AD1E	AD0E
PADMOD	F51h(w)		P56E P			53E P52E			P50E
PADMOD	F52h(w)	HIIC1E	IIICE	HIIC2E	CKOE	HCLPE	P42E	P41E	P40E
PADMOD	F53h(w)		P56oe F	55oe	P54oe F	53oe	P52oe F	51oe	P50oe
PADMOD	F54h(w)	P67oe	P66oe	P65oe	P64oe	P63oe	P62oe	P61oe	P60oe
PADMOD	F55h(w)	COP17	COP16	COP15	COP14	COP13	COP12	COP11	COP10
OPTION	F56h(w) F	PW MF	DIV253	FclkE		ENSCL	Msel	MIICF1	MIICF0
PORT4	F58h(w)								P40
PORT4	F59h(w)								P41
PORT4	F5Ah(w)								P42
PADMOD	F5Eh(w)				P74E P	73E P72E	P71	E	P70E
PADMOD	F5Fh(w)	P77oe	P76oe	P75oe	P74oe	P73oe	P72oe	P71oe	P70oe
PORT7	F70h(r/w)								P70
PORT7	F71h(r/w)								P71
PORT7	F72h(r/w)								P72
PORT7	F73h(r/w)								P73
PORT7	F74h(r/w)								P74
PORT7	F75h(r/w)								P75
PORT7	F76h(r/w)								P76
PORT7	F77h(r/w)								P77
EPADRH	FF1h(w)						EADR10	EADR9	EADR8
EPADRL	FF2h(w)	EADR7	EADR6	EADR5	EADR4	EADR3	EADR2	EADR1	EADR0
EPDATA	FF3h(r/w)				EDAT	A [7:0]	•	•	
INTFLG	FF4h(r/w)								EPbpf
INTEN	FF5h(w)								EEPbpf



# **ELECTRICAL PARAMETERS**

## 1. Absolute Maximum Ratings

### at: Ta= 0 to 70 °C, VSS=0V

Name Sy	mbol	Range	Unit
Maximum Supply Voltage	VDD	-0.3 to +6.0	V
Maximum Input Voltage (HSYNC, VSYNC & open-drain pins)	Vin1	-0.3 to 5V+0.3	V
Maximum Input Voltage (other pins)	Vin2	-0.3 to VDD+0.3	V
Maximum Output Voltage	Vout	-0.3 to VDD+0.3	V
Maximum Operating Temperature	Торд	0 to +70	oC
Maximum Storage Temperature	Tstg	-25 to +125	oC

### 2. Allowable Operating Conditions

at: Ta= 0 to 70 °C, VSS=0V

Name Sy	mbol	Condition	Min.	Max.	Unit
Supply Voltage	VDD	5V applications	4.5	5.5	V
Supply voltage	00	3.3V applications	3.0	3.6	V
Input "H" \/altaga	Vih1	5V applications	0.4 x VDD	VDD +0.3	V
Input "H" Voltage	Vih2	3.3V applications	0.6 x VDD	VDD +0.3	V
Input "L" Voltage	Vil1	5V applications	-0.3	0.2 x VDD	V
input L voltage	Vil2	3.3V applications	-0.3	0.3 x VDD	V
Operating Freq.	Fopg		-	15	MHz

### 3. DC Characteristics

## at: Ta=0 to 70 °C, VDD=5.0V/3.3V, VSS=0V

Name S	ymbol	Condition	Min.	Тур.	Max.	Unit
Output "H" \/altaga_apan drain nin	Voh1 V	D D=5V, Ioh=0uA	4			V
Output "H" Voltage, open drain pin	Voh2 V	D D=3.3V, Ioh=0uA	2.65		0.45	V
Output "H" Voltage, 8051 I/O port pin	Voh3 V	bh1 VD D=5V, loh=0uA 4   bh2 VD D=3.3V, loh=0uA 2.65   bh3 VD D=5V, loh=-50uA 4   bh4 VD D=3.3V, loh=-50uA 4   bh5 VD D=5V, loh=-4mA 4   bh6 VD D=3.3V, loh=-4mA 2.65   ol lol=5mA 0.45   Active 18 24   ldle 1.3.4 0 m	V			
Output H Voltage, 8031 //O port pin	Voh4 V	D D=3.3V, Ioh=-50uA 2	2. 65			V
Output "H" Voltage, CMOS output	Voh5 V	D D=5V, Ioh=-4mA	4	4 V	V	
Output H Voltage, CINOS output	Voh6 V	D D=3.3V, loh=-4mA	2.65		0.45 24 0 m 80 250	V
Output "L" Voltage	Vol	Iol=5mA			0.45	V
		Active		18	24	mA
Power Supply Current	ldd	Idle		1.3 4	0 m	A
		Power-Down		50	80	uA
RST Pull-Down Resistor	Rrst	VDD=5V	150		250	Kohm
Pin Capacitance	Cio				15	pF



## 4. AC Characteristics

Name S	ymbol	Condition	Min.	Тур.	Max.	Unit
Crystal Frequency	fXtal			12		MHz
PWM DAC Frequency	fDA	fXtal=12MHz	46.875		94.86	KHz
HS input pulse Width	tHIPW	fXtal=12MHz	0.3		7.5	uS
VS input pulse Width	tVIPW	fXtal=12MHz	3			uS
HSYNC to Hblank output jitter	tHHBJ				5	nS
H+V to Vblank output delay	tVVBD	fXtal=12MHz		8		uS
VS pulse width in H+V signal	tVCPW	FXtal=12MHz	20			uS

## **Test Mode Condition**


In normal application, users should avoid the MTV412M entering its test mode or writer mode, outlined as follows, adding pull-up resistor to DA8 and DA9 pins is recommended.

Test Mode A: RESET=1 & DA9=1 & DA8=0 & P4.2=0 Test Mode B: RESET's falling edge & DA9=1 & DA8=0 & P4.2=1 Writer Mode: RESET=1 & DA9=0 & DA8=1



## PACKAGE DIMENSION

### 1. 42 pin SDIP Unit: mm



Symbol	Dimension in mm				
Symbol	Min	Nom	Max		
A 3.	937	4.064	4.2		
A1 1.	78	1.842	1.88		
B1	0.914 1	. 270 1	. 118		
D	36.78 3	6.833	6.88		
E1 13	.945	13.970	13.995		
F 15	.19	15.240	15.29		
eB 15	.24	16.510	17.78		
θ	0°	7.5°	15°		
$15.494 \text{m +/-} \\ 0.254 \\ 0.102 \\ 0.254 \\ 0.102 \\ 0.254 \\ 0.$					


### 2. 44 pin PLCC Unit:


18REF.

**D** . **B** 1

75776.

67(2X)







# **Ordering Information**

## Standard Configurations:

Prefix	Part Type	Package Type	ROM Size (K)
MT∨	412M	S: SDIP V: PLCC F: PQFP	128