## **Power MOSFET** 2 Amps, 500 Volts, P–Channel TO–220

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

#### Features

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- I<sub>DSS</sub> and V<sub>DS(on)</sub> Specified at Elevated Temperature
- This is a Pb–Free Device\*

#### MAXIMUM RATINGS (T<sub>C</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	V <sub>DSS</sub>	500	Vdc
Drain–Gate Voltage ( $R_{GS}$ = 1.0 M $\Omega$ )	V <sub>DGR</sub>	500	Vdc
Gate–Source Voltage – Continuous – Non–Repetitive (t <sub>p</sub> ≤ 10 ms)	V <sub>GS</sub> V <sub>GSM</sub>	±20 ±40	Vdc Vpk
Drain Current – Continuous – Continuous @ 100°C – Single Pulse ( $t_p \le 10 \ \mu s$ )	I <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	2.0 1.6 6.0	Adc Apk
Total Power Dissipation Derate above 25°C	P <sub>D</sub>	75 0.6	W ₩/°C
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150	°C
	E <sub>AS</sub>	80	mJ
Thermal Resistance – Junction–to–Case – Junction–to–Ambient	$R_{ heta JC} \ R_{ heta JA}$	1.67 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 sec	ΤL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




## **ON Semiconductor®**


www.onsemi.com

## 2 AMPERES, 500 VOLTS

 $R_{DS(on)} = 6 \Omega$ 



#### MARKING DIAGRAM AND PIN ASSIGNMENT



= Work Week
= Pb-Free Package

#### ORDERING INFORMATION

G

Device	Package	Shipping
MTP2P50EG	TO-220AB (Pb-Free)	50 Units/Rail


© Semiconductor Components Industries, LLC, 2015 January, 2015 – Rev. 7

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted)

OFF CHARACTERISTICSDrain–Source Breakdown Voltage $(V_{GS} = 0 Vdc, I_D = 250 \mu Adc)$ Temperature Coefficient (Positive)Zero Gate Voltage Drain Current $(V_{DS} = 500 Vdc, V_{GS} = 0 Vdc)$ $(V_{DS} = 500 Vdc, V_{GS} = 0 Vdc, T_J = 125°C)$ Gate–Body Leakage Current ( $V_{GS} = \pm 20 Vdc, V_{DS} = 0$ )ON CHARACTERISTICS (Note 1)Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = 250 \mu Adc)$ Temperature Coefficient (Negative)Static Drain–Source On–Resistance ( $V_{GS} = 10 Vdc, I_D = 1.0 Adc$ )Drain–Source On–Voltage ( $V_{GS} = 10 Vdc$ , $I_D = 1.0 Adc$ )Drain–Source On–Voltage ( $V_{GS} = 10 Vdc$ , $I_D = 1.0 Adc$ )Drain–Source On–Voltage ( $V_{GS} = 10 Vdc$ , $I_D = 1.0 Adc$ )Drain–Source On–Resistance ( $V_{DS} = 15 Vdc, I_D = 1.0 Adc$ )Drain–Source On–Voltage ( $V_{DS} = 15 Vdc, I_D = 1.0 Adc$ )Drain–Source On–Voltage ( $V_{DS} = 15 Vdc, I_D = 1.0 Adc$ )Drain–Source On–Voltage ( $V_{DS} = 10 Vdc$ , $I_D = 1.0 Adc$ )Drain–Source On–Voltage ( $V_{DS} = 15 Vdc, I_D = 1.0 Adc$ )DYNAMIC CHARACTERISTICSInput CapacitanceOutput CapacitanceOutput CapacitanceReverse Transfer Capacitance	V <sub>(BR)DSS</sub> I <sub>DSS</sub> I <sub>GSS</sub> V <sub>GS(th)</sub> R <sub>DS(on)</sub> V <sub>DS(on)</sub> GFS	500          0.5	- - - - 3.0 4.0 4.5 9.5 - -	- - 10 100 100 4.0 - 6.0	Vdc mV/°C μAdc nAdc Vdc mV/°C Ω Vdc
	I <sub>DSS</sub> I <sub>GSS</sub> V <sub>GS(th)</sub> R <sub>DS(on)</sub> V <sub>DS(on)</sub> 9FS	    	- - - 3.0 4.0 4.5 9.5	- 10 100 100 4.0 - 6.0 14.4	mV/°C μAdc nAdc Vdc mV/°C Ω
	I <sub>GSS</sub> V <sub>GS(th)</sub> R <sub>DS(on)</sub> V <sub>DS(on)</sub> 9FS	2.0 - - -	3.0 4.0 4.5 9.5	100 100 4.0 - 6.0 14.4	nAdc Vdc mV/°C Ω
ON CHARACTERISTICS (Note 1)         Gate Threshold Voltage ( $V_{DS} = V_{GS}, I_D = 250 \ \mu Adc$ ) Temperature Coefficient (Negative)         Static Drain–Source On–Resistance ( $V_{GS} = 10 \ Vdc, I_D = 1.0 \ Adc$ )         Drain–Source On–Voltage ( $V_{GS} = 10 \ Vdc$ ) ( $I_D = 2.0 \ Adc$ ) ( $I_D = 1.0 \ Adc, T_J = 125^{\circ}C$ )         Forward Transconductance ( $V_{DS} = 15 \ Vdc, I_D = 1.0 \ Adc$ )         DYNAMIC CHARACTERISTICS         Input Capacitance       ( $V_{DS} = 25 \ Vdc, V_{GS} = 0 \ Vdc, f = 1.0 \ MHz$ )	V <sub>GS(th)</sub> R <sub>DS(on)</sub> V <sub>DS(on)</sub> 9 <sub>FS</sub>	2.0 - - -	3.0 4.0 4.5 9.5	4.0 - 6.0 14.4	Vdc mV/°C Ω
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = 250 \ \mu Adc)$ Temperature Coefficient (Negative)         Static Drain–Source On–Resistance ( $V_{GS} = 10 \ Vdc, I_D = 1.0 \ Adc$ )         Drain–Source On–Voltage ( $V_{GS} = 10 \ Vdc$ ) $(I_D = 2.0 \ Adc)$ $(I_D = 1.0 \ Adc, T_J = 125^{\circ}C)$ Forward Transconductance ( $V_{DS} = 15 \ Vdc, I_D = 1.0 \ Adc$ ) <b>DYNAMIC CHARACTERISTICS</b> Input Capacitance         Output Capacitance $(V_{DS} = 25 \ Vdc, V_{GS} = 0 \ Vdc, f = 1.0 \ MHz)$	R <sub>DS(on)</sub> V <sub>DS(on)</sub> 9 <sub>FS</sub>		4.0 4.5 9.5	- 6.0 14.4	mV/°C Ω
$ \begin{array}{c} (V_{DS} = V_{GS}, I_D = 250 \ \mu Adc) \\ \hline \text{Temperature Coefficient (Negative)} \end{array} \\ \\ \begin{array}{c} \text{Static Drain-Source On-Resistance } (V_{GS} = 10 \ Vdc, I_D = 1.0 \ Adc) \\ \hline \text{Drain-Source On-Voltage } (V_{GS} = 10 \ Vdc) \\ (I_D = 2.0 \ Adc) \\ (I_D = 1.0 \ Adc, T_J = 125^\circ C) \\ \hline \text{Forward Transconductance } (V_{DS} = 15 \ Vdc, I_D = 1.0 \ Adc) \\ \hline \textbf{DYNAMIC CHARACTERISTICS} \\ \hline \text{Input Capacitance} \\ \hline \text{Output Capacitance} \\ \hline (V_{DS} = 25 \ Vdc, \ V_{GS} = 0 \ Vdc, \\ f = 1.0 \ MHz) \end{array} $	R <sub>DS(on)</sub> V <sub>DS(on)</sub> 9 <sub>FS</sub>		4.0 4.5 9.5	- 6.0 14.4	mV/°C Ω
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	V <sub>DS(on)</sub> g <sub>FS</sub>		9.5	14.4	
$(I_D = 2.0 \text{ Adc})$ $(I_D = 1.0 \text{ Adc}, T_J = 125^{\circ}\text{C})$ Forward Transconductance (V <sub>DS</sub> = 15 Vdc, I_D = 1.0 Adc) DYNAMIC CHARACTERISTICS Input Capacitance Output Capacitance $(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	9FS	-			Vdc
DYNAMIC CHARACTERISTICS         Input Capacitance         Output Capacitance         (V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)		0.5	_	12.6	
Input Capacitance $(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C <sub>iss</sub>			_	mhos
Output Capacitance $(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C <sub>iss</sub>				
f = 1.0  MHz		-	845	1183	pF
	C <sub>oss</sub>	-	100	140	
	C <sub>rss</sub>	-	26	52	
SWITCHING CHARACTERISTICS (Note 2)		•	•	•	
Turn–On Delay Time	t <sub>d(on)</sub>	-	12	24	ns
Rise Time $(V_{DD} = 250 \text{ Vdc}, I_D = 2.0 \text{ Adc},$	t <sub>r</sub>	-	14	28	
Turn–Off Delay Time $V_{GS}^{\sigma} = 10 \text{ Vdc}, R_{G}^{\sigma} = 9.1 \Omega$	t <sub>d(off)</sub>	-	21	42	
Fall Time	t <sub>f</sub>	-	19	38	
Gate Charge (See Figure 8)	Q <sub>T</sub>	-	19	27	nC
(V <sub>DS</sub> = 400 Vdc, I <sub>D</sub> = 2.0 Adc,	Q <sub>1</sub>	-	3.7	-	-
$V_{GS} = 10 \text{ Vdc}$	Q <sub>2</sub>	-	7.9	-	
	Q <sub>3</sub>	-	9.9	-	
SOURCE-DRAIN DIODE CHARACTERISTICS					
Forward On–Voltage (Note 1) $ (I_S = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}) $ $ (I_S = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C}) $	V <sub>SD</sub>		2.3 1.85	3.5 -	Vdc
Reverse Recovery Time	t <sub>rr</sub>	-	223	-	ns
(See Figure 14) (I <sub>S</sub> = 2.0 Adc, V <sub>GS</sub> = 0 Vdc,	ta	-	161	-	
$dI_{S}/dt = 100 \text{ A/}\mu\text{s}$	t <sub>b</sub>	-	62	-	
Reverse Recovery Stored Charge	Q <sub>RR</sub>	-	1.92	-	μC
Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	LD		3.5 4.5		nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	LS	-	7.5	-	nH

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
1. Pulse Test: Pulse Width ≤ 300 µs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

## **TYPICAL ELECTRICAL CHARACTERISTICS**



#### POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_{G(AV)}$ 

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \ x \ R_G / (V_{GG} - V_{GSP})$ 

 $t_f = Q_2 \ x \ R_G / V_{GSP}$ 

where

 $V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$  $R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{GSP}$  are read from the gate charge curve.


During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:


$$\begin{split} t_{d(on)} &= R_G \; C_{iss} \; In \; [V_{GG}/(V_{GG}-V_{GSP})] \\ t_{d(off)} &= R_G \; C_{iss} \; In \; (V_{GG}/V_{GSP}) \end{split}$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on–state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.








Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

#### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r$ , $t_f$ ) do not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed ( $T_{J(MAX)} - T_C$ )/( $R_{\theta JC}$ ).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain–to–source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

## SAFE OPERATING AREA




Figure 13. Thermal Response





Figure 14. Diode Reverse Recovery Waveform

#### PACKAGE DIMENSIONS

**TO-220** CASE 221A-09 ISSUE AH



DRAIN
 SOURCE
 DRAIN

ON Semiconductor and the interpret and the interpret of the part o

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative