


Designer's Data Sheet

Enhancement-Mode Power Field Effect Transistor

This advanced "E" series of TMOS power MOSFETs is designed to withstand high energy in the avalanche and commutation modes. These new energy efficient devices also offer drain-to-source diodes with fast recovery times. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating area are critical, and offer additional safety margin against unexpected voltage transients.








- Diode is Characterized for Use in Bridge Circuits.
- Available With Long Leads, Add -1 Suffix

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)



THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient (1)	R _Ø JC R _Ø JA	6.25 100 71.4	°C/W
Maximum Device Temperature for Soldering Purposes (for 5 seconds maximum)	Τι	260	℃

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)


Onar actoristic	1 0,,,,,			
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage (VGS = 0, ID = 0.25 mA)	V(BR)DSS	60		Vdc
Zero Gate Voltage Drain Current (VDS = Rated VDSS, VGS = 0) (VDS = 0.8 Rated VDSS, VGS = 0, TJ = 125°C)	IDSS	<u>-</u>	10 80	μΑ

(1) These ratings are applicable when surface mounted on the minimum pad size recommended

curves — representing boundaries on device characteristics — are give to facilitate "worst case" design.

TMOS IV N-Channel DPAK for Surface or Insertion Mount






MTD3055E

Motorola Preferred Device

TMOS POWER FET **8 AMPERES** $R_{DS(on)} = 0.15 OHM$ **60 VOLTS**



Preferred device is a Motorola recommended choice for future use and best overall value.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit

M i かるのうつき

ELECTRICAL CHARACTERISTICS — continued (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
FF CHARACTERISTICS (continued)	1		1	
Zero Gate Voltage Drain Current (VDS = Rated VDSS, VGS = 0) (VDS = Rated VDSS, VGS = 0, TJ = 125°C)	IDSS	-	10 100	μА
Gate-Body Leakage Current, Forward (VGSF = 20 Vdc, VDS = 0)	IGSSF	_	100	nAdc
Gate-Body Leakage Current, Reverse (VGSR = 20 Vdc, VDS = 0)	IGSSR		100	nAdc
N CHARACTERISTICS*				•
Gate Threshold Voltage (VDS = VGS, ID = 1 mA) TJ = 100°C	V _{GS(th)}	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance (VGS = 10 Vdc, ID = 4 Adc)	RDS(on)	_	0.15	Ohm
Drain-Source On-Voltage (V _{GS} = 10 V) (I _D = 8 Adc) (I _D = 4 Adc, T _J = 100°C)	V _{DS(on)}	-	1.3 1	Vdc
Forward Transconductance (V _{DS} = 15 V, I _D = 4 A)	grs grs	3.5		mhos

DRAIN-TO-SOURCE AVALANCHE STRESS CAPABILITY

Unclamped Inductive Switching Energy See Figures 16 and 17	WDSR			mJ
(ID = 20 A, VDD = 6 V, TC = 25°C, Single Pulse, Non-repetitive)		_	3	
(ID = 8 A, VDD = 6 V, TC = 25°C, P.W. ≤ 200 μ s, Duty Cycle ≤ 1%)			10	5
(I _D = 3.2 A, V _{DD} = 6 V, T _C = 100°C, P.W. ≤ 200 μ s, Duty Cycle ≤ 1%)			4	}

DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$	C _{iss}	_	500	pF
Output Capacitance	f = 1 MHz	Coss	_	300	
Reverse Transfer Capacitance	See Figure 14	C _{rss}	_	100	

SWITCHING CHARACTERISTICS* (T_J = 100°C)

Turn-On Delay Time		td(on)	_	20	ns
Rise Time	(V _{DD} = 25 V, I _D = 0.5 Rated I _D	t _r	_	60	
Turn-Off Delay Time	R _{gen} = 50 ohms) See Figure 18	td(off)	_	65	
Fall Time	_	tę	_	65	
Total Gate Charge	(V _{DS} = 0.8 Rated V _{DSS} ,	O _g	12 (Typ)	17	nC
Gate-Source Charge	ID = Rated ID, VGS = 10 V)	Qgs	6.5 (Typ)	_	1
Gate-Drain Charge	See Figure 15	Q _{gd}	5.5 (Typ)		1

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	(IFM = 0.5 Rated ID,	V _{SD}	1.7 (Typ)	2.5	Vdc
Forward Turn-On Time	dls/dt = 100 A/µs, VGS = 0)	ton	Limited by stray inductance		
Reverse Recovery Time		t _{rr}	50 (Typ)	90	ns

^{*}Pulse Test: Pulse Width = 300 μs, Duty Cycle ≤ 2%.




Figure 1. Power Derating

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 2. On-Region Characteristics




Figure 3. Gate-Threshold Voltage Variation
With Temperature




Figure 4. Transfer Characteristics




Figure 5. Breakdown Voltage Variation
With Temperature




Figure 6. On-Resistance versus Drain Current




Figure 7. On-Resistance Variation
With Temperature

SAFE OPERATING AREA INFORMATION




Figure 8. Maximum Rated Forward Biased Safe Operating Area




Figure 9. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 9 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, IDM and the breakdown voltage, V(BR)DSS. The switching SOA shown in Figure 9 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$T_{J(max)} - T_{C}$$
 $R_{\theta JC}$




Figure 10. Thermal Response

ALL DOGGGE

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of IFM and peak VR for a given commutation speed. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

The time interval t_{frr} is the speed of the commutation cycle. Device stresses increase with commutation speed, so t_{frr} is specified with a minimum value. Faster commutation speeds require an appropriate derating of l_{FM} , peak V_R or both. Ultimately, t_{frr} is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{fr} as the diode goes from conduction to reverse blocking.

VDS(pk) is the peak drain-to-source voltage that the device must sustain during commutation; IFM is the maximum forward source-drain diode current just prior to the onset of commutation.

 V_R is specified at 80% of V(BR)DSS to ensure that the CSOA stress is maximized as IS decays from I_{RM} to zero.

RGS should be minimized during commutation. T_J has only a second order effect on CSOA.

Stray inductances, L_i in Motorola's test circuit are assumed to be practical minimums.




Figure 12. Commutating Safe Operating Area (CSOA)




Figure 14. Capacitance Variation




Figure 11. Commutating Waveforms




Figure 13. Commutating Safe Operating Area
Test Circuit




Figure 15. Gate-Charge versus Gate-to-Source Voltage




Figure 16. Unclamped Inductive Switching Test Circuit




Figure 17. Unclamped Inductive Switching Waveforms

RESISTIVE SWITCHING




Figure 18. Switching Test Circuit




Figure 19. Switching Waveforms