

SRAM MODULE

FEATURES

- High speed: 17, 20, 25, 30 and 35ns
- High-performance, low-power CMOS process
- Single +3.3V ± 0.3V power supply
- 5V-tolerant I/O
- Easy memory expansion with \overline{CE} and \overline{OE} options
- Low profile
- Industry-standard pinout
- All inputs and outputs are TTL-compatible
- Upgradable with 128K x 32 and 256K x 32 modules

OPTIONS

MARKING

- Timing

17ns access	-17
20ns access	-20
25ns access	-25
35ns access	-35
- Packages

64-pin SIMM	M
64-pin ZIP	Z
- 2V data retention L
- 2V data retention, low power LP
- Part Number Example: MT8LS6432Z-20 LP

NOTE: Not all combinations of operating temperature, speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations.

GENERAL DESCRIPTION

The MT8LS6432 is a high-speed SRAM memory module containing 65,536 words organized in a x32-bit configuration. The module consists of eight low voltage 64K x 4 fast SRAMs mounted on a 64-pin, double-sided, FR4 printed circuit board.

Data is written into the SRAM memory when write enable (\overline{WE}) and chip enable (\overline{CE}) inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} and output enable (\overline{OE}) are LOW. \overline{CE} and/or \overline{OE} can set the output in a High-Z state for additional flexibility in system design and memory expansion.

PD0 and PD1 identify the module's density, allowing interchangeable use of alternate density, industry standard modules. Four chip enable inputs, ($\overline{CE1}$, $\overline{CE2}$, $\overline{CE3}$ and $\overline{CE4}$) are used to enable the module's 4 bytes independently.


The Micron SRAM family uses a high-speed, low-power CMOS design in a four-transistor memory cell featuring double-layer metal, double-layer polysilicon technology. All module components may be powered from a single

64K x 32 SRAM LOW VOLTAGE


NEW ■ SRAM MODULE

PIN ASSIGNMENT (Top View)

64-Pin SIMM
(SF-2)



64-Pin ZIP
(SG-3)




PIN #	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL
1	Vss	17	A2	33	CE4	49	A4
2	PD0	18	A9	34	CE3	50	A11
3	PD1	19	D013	35	NC	51	A5
4	DQ1	20	D05	36	NC	52	A12
5	DQ9	21	D014	37	OE	53	Vcc
6	DQ2	22	D06	38	Vss	54	A13
7	DQ10	23	D015	39	DQ25	55	A6
8	DQ3	24	D07	40	DQ17	56	DQ21
9	DQ11	25	D016	41	DQ26	57	DQ29
10	DQ4	26	D08	42	DQ18	58	DQ22
11	DQ12	27	Vss	43	DQ27	59	DQ30
12	Vcc	28	WE	44	DQ19	60	DQ23
13	A0	29	A15	45	DQ28	61	DQ31
14	A7	30	A14	46	DQ20	62	DQ24
15	A1	31	CE2	47	A3	63	DQ32
16	A8	32	CET	48	A10	64	Vss

+3.3V DC supply and all inputs and outputs are fully TTL-compatible. The "L" option offers reduced-voltage operation for systems with low standby power requirements.

The "LP" version provides a reduction in both operating current (I_{cc}) and TTL standby current (I_{sb1}). The latter is achieved through the use of gated inputs on the \overline{WE} , \overline{OE} and address lines, which also facilitates the design of battery backed systems. That is, the gated inputs simplify the design effort and circuitry required to protect against inadvertent battery current drain during power-down, when inputs may be at undefined levels.

NEW ■ SRAM MODULE

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	OE	CE	WE	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
NOT SELECTED	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss	-0.5V to +4.6V
VIN	-0.5V to +6.0V
Storage temperature	-55°C to +125°C
Power dissipation	8W
Short circuit output current	50mA
Voltage on Any Pin Relative to Vss	-1V to Vcc +1V

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ TA ≤ 70°C; Vcc = 3.3V ± 0.3V)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		VIH	2.0	5.5V	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.8	V	1, 2
Input Leakage Current	0V ≤ VIN ≤ Vcc	ILI	-8	8	µA	
Output Leakage Current	Output(s) disabled 0V ≤ VOUT ≤ Vcc	ILO	-1	1	µA	
Output High Voltage	IOH = -4.0mA	VOH	2.4		V	1
Output Low Voltage	IOL = 8.0mA	VOL		0.4	V	1
Supply Voltage		Vcc	3.0	3.6	V	1

NEW
SRAM MODULE

DESCRIPTION	CONDITIONS	SYMBOL	VER	TYP	MAX				UNITS	NOTES
					-17	-20	-25	-35		
Power Supply Current: Operating	$\overline{CE} \leq VIL$; Vcc = MAX outputs open $f = MAX = 1/tRC$	Icc	STD, L	584	880	860	760	720	mA	3, 13
			LP	312	520	500	440	400	mA	
Power Supply Current: Standby	$\overline{CE} \geq VIH$; Vcc = MAX outputs open $f = MAX = 1/tRC$	Isb1	STD, L	136	240	230	200	200	mA	13
			LP	64	144	140	120	96	mA	13
	$\overline{CE} \geq Vcc - 0.2V$; Vcc = MAX $VIN \geq Vcc - 0.2V$ or $VIN \leq Vss + 0.2V$	Isb2	STD, L	8	24	24	24	24	mA	13
			LP	2.4	2.25	2.25	2.25	2.25	mA	13

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A15, WE, OE	$T_A = 25^\circ C$; $f = 1$ MHz Vcc = 3.3V	Ci	55	pF	4
Input Capacitance: $\overline{CE1}-\overline{CE4}$		C12	15	pF	4
Input/Output Capacitance: DQ1-DQ32		Ci/o	7	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
(Note 5, 13) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{cc} = 3.3\text{V} \pm 0.3\text{V}$)

DESCRIPTION		-17		-20		-25		-35		UNITS	NOTES
	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle											
READ cycle time	t_{RC}	17		20		25		35		ns	
Address access time	t_{AA}		17		20		25		35	ns	
Chip Enable access time	t_{ACE}		17		20		25		35	ns	
Output hold from address change	t_{OH}	3		3		3		3		ns	
Output hold from address change	t_{OH}	4		4		4		4		ns	15
Chip Enable to output in Low-Z	t_{LZCE}	3		3		3		3		ns	
Chip Enable to output in Low-Z	t_{LZCE}	4		4		4		4		ns	15
Chip disable to output in High-Z	t_{HZCE}		9		9		10		15	ns	6, 7
Chip Enable to power-up time	t_{PU}	0		0		0		0		ns	
Chip disable to power-down time	t_{PD}		17		20		25		35	ns	
Output Enable access time	t_{AOE}		8		8		8		12	ns	
Output Enable to output in Low-Z	t_{LZOE}	0		0		0		0		ns	
Output disable to output in High-Z	t_{HZOE}		7		7		7		12	ns	6
WRITE Cycle											
WRITE cycle time	t_{WC}	17		20		25		35		ns	
Chip Enable to end of write	t_{CW}	12		15		15		20		ns	
Address valid to end of write	t_{AW}	12		15		15		20		ns	
Address setup time	t_{AS}	0		0		0		0		ns	
Address hold from end of write	t_{AH}	1		1		1		1		ns	
Address hold from end of write	t_{AH}	0		0		0		0		ns	15
WRITE pulse width	t_{WP1}	12		12		15		20		ns	
WRITE pulse width	t_{WP2}	12		15		15		20		ns	
Data setup time	t_{DS}	10		10		10		15		ns	
Data hold time	t_{DH}	0		0		0		0		ns	
Write disable to output in Low-Z	t_{LZWE}	5		5		5		5		ns	7
Write Enable to output in High-Z	t_{HZWE}		10		10		10		15	ns	6, 7

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT




NOTES

1. All voltages referenced to Vss (GND).
2. Overshoot: $V_{IH} \leq +6.0$ for $t \leq t^{KC}/2$
Undershoot: $V_{IL} \geq -2.0$ for $t \leq t^{KC}/2$
Power-up: $V_{IH} \leq +6.0$ for and $V_{CC} \leq 3.1V$
for $t \leq 200\text{msec}$.
3. I_{CC} is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. t^{HZCE} , t^{HZOE} and t^{HZWE} are specified with $CL = 5\text{pF}$ as in Fig. 2. Transition is measured $\pm 500\text{mV}$ from steady state voltage.
7. At any given temperature and voltage condition, t^{HZCE} is less than t^{LZCE} and t^{HZWE} is less than t^{LZWE} .

8. \overline{WE} is HIGH for READ cycle.
9. Device is continuously selected. All chip enables are held in their active state.
10. Address valid prior to, or coincident with, latest occurring chip enable.
11. t^{RC} = READ cycle time.
12. Chip enable and write enable can initiate and terminate a WRITE cycle.
13. Typical values are measured at 3.3V, 25°C and 25ns cycle time.
14. Typical currents are measured at 25°C. MAX is over operating temperature range.
15. This timing specification is only valid for P (low power) parts.



DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP versions only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V _{CC} for Retention Data		V _{DR}	2			V	
Data Retention Current L Version	$\overline{CE} \geq V_{CC} - 0.2V$ Other inputs: $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq V_{SS} + 0.2V$ $V_{CC} = 2V$	I _{CCDR}		1,560	2,800	μA	14
Data Retention Current LP Version	$\overline{CE} \geq V_{CC} - 0.2V$ $V_{CC} = 2V$	I _{CCDR}		1,560	2,800		
Chip Deselect to Data Retention Time		t _{CDR}	0			ns	4
Operation Recovery Time		t _R	t _{RC}			ns	4, 11

LOW V_{CC} DATA RETENTION WAVEFORM**READ CYCLE NO. 1^{8,9}****READ CYCLE NO. 2^{7,8,10}**

DON'T CARE


UNDEFINED

WRITE CYCLE NO. 1¹²
(Chip Enable Controlled)**WRITE CYCLE NO. 2^{7, 12}**
(Write Enable Controlled)

DON'T CARE

UNDEFINED

NOTE: Output enable (\overline{OE}) is inactive (HIGH).

WRITE CYCLE NO. 3^{7, 12}
 (Write Enable Controlled)


NOTE: Output enable (\overline{OE}) is active (LOW).