

MT5LC256K16D4 256K x 16 SRAM

SRAM

256K x 16 SRAM

3.3V OPERATION WITH OUTPUT **ENABLE**

FEATURES

- All I/O pins are 5V tolerant
- High speed: 12, 15, 20, 25 and 35ns
- Multiple center power and ground pins for improved noise immunity
- Single +3.3V ±0.3V power supply
- Easy memory expansion with chip enable(\overline{CE}) and output enable (\overline{OE}) options
- All inputs and outputs are TTL-compatible
- Fast OE access time: 6, 8, 10, 12, and 15ns .
- High-performance, low-power, CMOS double-metal • process
- Complies to JEDEC low-voltage TTL standards •

OPTIONS	MARKING
Timing	
12ns access	-12
15ns access	-15
20ns access	-20
25ns access	-25
35ns access	-35
 Packages Plastic SOJ (400 mil) Plastic TSOP (400 mil) 	DJ TG
 2V data retention Low power	L P
• Temperature Commercial (0°C to +70°C) Industrial (-40°C to +85°C) Automotive (-40°C to +125°C Extended (-55°C to +125°C	
Part number example: MT51 (256K16D4DL-20

Part number example: MT5LC256K16D4DJ-20 P

NOTE: Not all combinations of operating temperature, speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations.

GENERAL DESCRIPTION

The MT5LC256K16D4 is organized as a 262,144 x 16 using a four-transistor memory cell with a high-speed, low-power CMOS process. Micron 4 Meg SRAMs are fabricated using a double-layer metal, triple-layer polysilicon technology.

This device offers multiple center power and ground pins for improved performance. For flexibility in high-speed

PIN ASSIGNMEN	N ASSIGNMENT (Top View) 54-Pin SOJ* (SD-8) NC 1 54 A17 A0 2 53 A16 A1 3 52 A15 A2 4 51 A14 A3 5 5 50 NC D01 6 49 D016 D02 7 48 47 Voc Voc 8 47 Voc Voc 8 47 Voc Voc 8 47 Voc Voc 9 46 Voc D03 10 46 D014 D04 11 44 D013 BHE 12 43 BLE Con 10 46 Voc Voc 13 40 D014 D04 11 44 D013 BHE 12 43 BLE Con 10 0012 D06 17 38 D011 Voc 19 36 Voc Voc 19 36 D012 D06 17 38 D011 Voc 19 36 D012 D06 17 38 D011
54-Pin SOJ	* (SD-8)
A0 🗍 2	53 🗍 A16
A2 4	51 🗍 A14
A3 5	50 🗍 NC
DQ2 7	48 🗍 DQ15
Vcc 8	47 🗋 Vcc
DQ3 10	45 🗍 DQ14
DQ4 11	44 🗍 DQ13
CE 13	42 🗍 OE
Vcc 14	41 🗋 Vss
DQ5 🗍 16	39 DQ12
DQ6 🗍 17	38 DQ11
Vcc 🗍 19	36 🗍 Vcc
DQ7 🗍 20	35 🗍 DQ10
NC 22	33 A13
A4 23	32 A12
A5 24	31 A11

A5 24 A6 25 A7 26 A8 27		31 A11 30 A10 29 A9 28 NC
E4 Dim	TOOD	
54-Pin NC 1 0 A0 1 2 A1 1 0 A2 1 4 A3 1 5 D01 1 6 D02 1 7 Vec 1 8 Ves 1 9 D03 1 1 6 D04 1 11 BHE 1 13 Ves 1 9 D03 1 16 D04 1 11 BHE 1 13 Ves 1 9 D03 1 16 D05 1 17 Ves 1 9 D03 1 16 D04 1 11 BHE 1 13 Ves 1 16 D05 1 17 Ves 1 19 D05 1 17 Ves 1 19 Ves 1 19 D05 1 17 Ves 1 19 D05 1 17 Ves 1 19 D05 1 17 Ves 1 19 Ves 1 19 D05 1 17 Ves 1 19 D07 1 20 D08 1 19 D07 1 20 D07 1 20 D08 1 19 D07 1 20 D08 1 19 D08 1 19 D0	TSOP* (SE-4) 54 H A17 53 H A16 52 H A15 51 H Vcc 45 H D014 44 H D015 47 H Vcc 38 H D011 34 H NC 38 H D011 34 H Nc 38 H D011 34 H Vcc 38 H D011 34 H Vcc 38 H D011 34 H A13 32 H A12 31 H A11 32 H A12 33 H A11 33 H A11 34 H Vcc 34 H A15 35 H Vcc 35 H Vcc 36 H Vcc 36 H Vcc 36 H Vcc 36 H Vcc 37 H A13 37 H A15 37 H Vcc 38 H A15 37 H Vcc 37 H
A6 III 25 A7 III 26 A8 III 27	en ant Léptere	30 H A10 29 H A9 28 NC

G	
ω	
5	
Ľ	
с С	
Ŗ	
P	

* JEDEC-proposed pinout (0.8mm pitch)

memory applications, Micron offers \overline{CE} and \overline{OE} capabilities. These enhancements can place the outputs in High-Z for additional flexibility in system design.


MT5LC256K16D4 256K x 16 SRAM

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW and the appropriate byte enables (BHE and BLE) are in their proper states. Reading is accomplished when $\overline{\text{WE}}$ remains HIGH and $\overline{\text{CE}}$ and \overline{OE} go LOW and the appropriate byte enables (\overline{BHE} and BLE) are in their proper states. The device offers a reducedpower standby mode when disabled. This allows system designers to meet low standby power requirements.

Separate byte enable controls (BLE and BHE) allow individual bytes to be written and read. BLE controls the lower bits (DQ1-DQ8). BHE controls the upper bits (DQ9-DQ16).

The LP version also provides a 90 percent reduction in TTL standby current (ISB1). This is achieved by including gated inputs on the design. The gated inputs also facilitate the design of battery-backed systems where the designer needs to protect against inadvertent battery current drain during power-down when inputs may be at undefined levels.

All devices operate from a single +3.3V power supply and all inputs and outputs are fully TTL-compatible and 5V tolerant. These low-voltage parts are ideal for mixed 3.3V and 5V systems.



OUTPUT HIGH BYTE OUTPUT ENABLE OE ENABLE BUFFER LOW BYTE OUTPUT ENABLE ADDRESS A0-A17 BUFFERS COLUMN ROW DECODER DECODER ĈĒ CHIP ENABLE HIGH BUFFER BYTE **DQ16** OUTPU BUFFER HIGH BYTE DQ9 WRITE DRIVER 4,194,304 1 BIT SENSE 16 MEMORY AMPS ł ARRAY LOW BYTE DQ8 OUTPUT BUFFER LOW WRITE BYTE WE ENABLE DQ1 WRITE BUFFFB DRIVER BHE HIGH BYTE WRITE ENABLE BYTE ENABLE BUFFERS LOW BYTE WRITE ENABLE BLE

FUNCTIONAL BLOCK DIAGRAM

MT5LC256K16D4 256K x 16 SRAM

PIN DESCRIPTIONS

SOJ and TSOP PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
2-5, 23-27, 29-33 51-54	A0-A17	Input	Address Inputs: These inputs determine which cell is accessed.
15	WE	Input	Write Enable: This input determines if the cycle is a READ or WRITE cycle. WE is LOW for a WRITE cycle and HIGH for a READ cycle
12, 43	BHE, BLE	Input	Byte Enables: These active LOW inputs allow individual bytes to be written or read. When BLE is LOW, data is written to or read from the lower byte, D1-D8. When BHE is LOW, data is written to or read from the upper byte, D9-D16.
13	CE	Input	Chip Enable: This signal is used to enable the device. When $\overline{\text{CE}}$ is HIGH, the chip goes into standby power mode.
42	ŌE	Input	Output Enable: This active LOW input enables the output drivers
1, 22, 28, 40, 50	NC	-	No Connect: These signals are not internally connected.
6, 7, 10, 11, 16, 17, 20, 21, 34, 35, 38, 39, 44, 45, 48, 49	DQ1-DQ16	Input/ Output	SRAM Data I/O: Lower byte is DQ1-DQ8; upper byte is DQ9-DQ16.
8, 14, 19, 36, 47	Vcc	Supply	Power Supply: +3.3V ±0.3V
9, 18, 37, 41, 46	Vss	Supply	Ground: GND

4



TRUTH TABLE

MODE	CE	ŌE	WE	BLE	BHE	DQ1-DQ8	DQ9-DQ16	POWER
STANDBY	Н	Х	Х	Х	Х	HIGH-Z	HIGH-Z	STANDBY
LOW BYTE READ (DQ1-DQ8)	L	L	Н	Ľ	H	D	HIGH-Z	ACTIVE
HIGH BYTE READ (DQ9-DQ16)	L	L	Н	Н	L	L HIGH-Z D		ACTIVE
WORD READ (DQ1-DQ16)	L	L	Н	L	L	D	D D	
WORD WRITE (DQ1-DQ16)	L	х	L	L	L	Q	Q	ACTIVE
LOW BYTE WRITE (DQ1-DQ8)	L	х	L	L	Н	Q	Q HIGH-Z	
HIGH BYTE WRITE (DQ9-DQ16)	L	х	L	Н	L	HIGH-Z	Q	ACTIVE
OUTPUT DISABLE	L	Н	Н	Х	Х	HIGH-Z	HIGH-Z	ACTIVE
	L	Х	Х	Н	н	HIGH -Z	HIGH-Z	ACTIVE

THERMAL IMPEDENCE (EST)¹⁸

PACKAGE	NUMBER OF PINS	POWER DISSIPATION (watts)	^θ jc [*] (°C/W)	^θ ja [*] (°C/W)
SOJ	54	1.0	15	55
TSOP	54	1.0	5	65

*The thermal impedence numbers assume the device is socketted on a PC board and air flow is zero.

÷

3.3 VOLT SRAM

MT5LC256K16D4 256K x 16 SRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on VCC Supply Relative to Vss.	0.5V to +4.6V
VIN	0.5 to +6.0V
Storage Temperature (plastic)	55°C to +150°C
Short Circuit Output Current	50mA
Junction Temperature**	

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Maximum junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow. See the Application Information section at the end of this data sheet for more information.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C; Vcc = 3.3V \pm 0.3V)$

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		Viн	2.2	5.5	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ VIN ≤ Vcc	ILI	-1	1	μA	
Output Leakage Current	Output(s) disabled 0V ≤ Vouτ ≤ Vcc	ILo	-1	1	μА	
Output High Voltage	Іон = -4.0mA	Vон	2.4		V	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	V	1
Supply Voltage		Vcc	3.0	3.6	V	1

				MAX						1		
DESCRIPTION	CONDITIONS	SYMBOL	VER	-12	-15	-20	-25	-35	UNITS	NOTES		
Power Supply Current: Operating	CE ≤ VIL; Vcc = MAX f = MAX = 1/ ^t RC outputs open	Icc	ALL	185	165	160	155	145	mA	3		
Power Supply Current: Standby	$\overline{CE} \ge V_{H}; V_{CC} = MAX$	last	STD	35	30	25	25	20	mA			
Current: Standby	f = MAX = 1/ ^t RC outputs open	ISB1	Р	1.0	1.0	1.0	1.0	1.0	mA			
	$\overline{CE} \ge Vcc - 0.2V; Vcc = MAX$ $V_{IN} \le Vss + 0.2V \text{ or}$		STD	1.0	1.0	1.0	1.0	1.0	mA			
	$VIN \le VSS + 0.2V$ or $VIN \ge Vcc - 0.2V$; f = 0	ISB2	Р	1.0	1.0	1.0	1.0	1.0	mA			

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1 MHz	Сі	5	pF	4
Output Capacitance	Vcc = 3.3V	Co	7	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes 5, 15) ($0^{\circ}C \le T_A \le 70^{\circ}C$; Vcc = 3.3V ±0.3V)

DESCRIPTION		-1	12	-1	5	-:	20	-	25	-3	35		
	SYM	MIN	MAX	UNITS	NOTES								
READ Cycle													
READ cycle time	^t RC	12		15		20		25		35		ns	
Address access time	^t AA		12		15		20		25		35	ns	
Chip Enable access time	^t ACE		12		15		20		25		35	ns	
Output hold from address change	tOH	3		3		3		3		3		ns	
Chip Enable to output in Low-Z	^t LZCE	3		3		5		5		5		ns	7
Chip disable to output in High-Z	^t HZCE		6		7		8		10		15	ns	6,7
Chip Enable to power-up time	^t PU	0		0		0		0		0		ns	
Chip disable to power-down time	^t PD		12		15		20		25		35	ns	
Output Enable access time	^t AOE		6		8		10		12		15	ns	
Output Enable to output in Low-Z	^t LZOE	0		0		0		0		0		ns	
Output disable to output in High-Z	^t HZOE		5		6		7		10		12	ns	6
Byte Enable access time	^t ABE		7		8		10		12		15	ns	
Byte Enable to output in Low-Z	^t LZBE	0		0		0		0		0		ns	
Byte Enable to output in High-Z	tHZBE		7		8		8		8		10	ns	
WRITE Cycle								L				1	
WRITE cycle time	tWC	12		15		20		25		35		ns	
Chip Enable to end of WRITE	^t CW	8		10		12		15		20		ns	
Address valid to end of WRITE	^t AW	8		10		12		15		20		ns	
Address setup time	^t AS	0		0		0		0		0		ns	
Address hold from end of WRITE	tAH	0		0		0		0		0		ns	
WRITE pulse width	^t WP1	8		9		12		15		20		ns	
WRITE pulse width	^t WP2	9		11		14		17		22		ns	
Data setup time	^t DS	6		7		8		10		15		ns	
Data hold time	^t DH	0		0		0		0		0		ns	
Write disable to output in Low-Z	^t LZWE	3		3		5		5	1	5		ns	7
Write Enable to output in High-Z	^t HZWE		5		6		8		10		15	ns	6, 7
Byte Enable to end of WRITE	tBW	8		9		12		14		18		ns	

3.3 VOLT SRAN




AC TEST CONDITIONS

Input pulse levelsVss to 3		
Input rise and fall times	3ns	
Input timing reference levels .	1.5V	
Output reference levels	1.5V	
Output load	See Figures 1 and 2	

NOTES

- 1. All voltages referenced to Vss (GND).
- 2. Overshoot: $V_{IH} \le +6.0V$ for $t \le {}^{t}RC/2$ Undershoot: $V_{IL} \ge -2.0V$ for $t \le {}^{t}RC/2$ Power-up: $V_{IH} \le +6.0V$ and $V_{CC} \le 3.1V$ for $t \le 200$ msec.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- ^tHZCE, ^tHZOE, ^tHZBE and ^tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±200mV from steady state voltage.
- At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE and ^tHZWE is less than ^tLZWE.
- 8. $\overline{\text{WE}}$ is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables and output enables are held in their active state.





MT5LC256K16D4 256K x 16 SRAM

> Fig. 2 OUTPUT LOAD EQUIVALENT


- 10. Address valid prior to, or coincident with, latest occurring chip enable.
- 11. ${}^{t}RC = READ$ cycle time.
- 12. Chip enable, write enable and byte enables can initiate and terminate a WRITE cycle.
- 13. BLE and BLH determine what outputs are active during the READ cycle.
- 14. The output will be in a High-Z state if \overline{OE} is HIGH.
- 15. Contact Micron for IT/AT/XT timing and current specifications; they may differ from the commercial temperature range specifications shown in this data sheet.
- 16. Output enable (\overline{OE}) is inactive (HIGH).
- 17. Output enable (\overline{OE}) is active (LOW).
- 18. Micron does not warrant functionality nor reliability of any product in which the junction temperature exceeds 150°C. Care should be taken to limit power to acceptable levels.

DATA RETENTION ELECTRICAL CHARACTERISTICS (L version only)


DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Vcc for Retention Data		VDR	2		V	
Data Retention Current L version	CE ≥ (Vcc -0.2V) ViN ≥ (Vcc -0.2V) or ≤ 0.2V Vcc = 2V	ICCDR		700	μΑ	
Data Retention Current LP version	<u>CE</u> ≥ (Vcc -0.2V) Vcc = 2V	ICCDR		700	μA	
Chip Deselect to Data Retention Time		^t CDR	0		ns	4
Operation Recovery Time		^t R	^t RC		ns	4, 11








READ CYCLE NO. 1^{8,9,13}




READ CYCLE NO. 2^{7, 8, 10}






MT5LC256K16D4 256K x 16 SRAM

WRITE CYCLE NO. 1 ^{12,14} (Chip Enable Controlled)






WRITE CYCLE NO. 27, 12, 14, 16 (Write Enable Controlled)




Micron Semiconductor, Inc., reserves the right to change products or specifications without notice. @1993. Micron Semiconductor, Inc.

3.3 VOLT SRAM





WRITE CYCLE NO. 3 7, 12, 14, 17 (Write Enable Controlled)







APPLICATION INFORMATION

THERMAL CONSIDERATIONS

This section describes how to determine the junction temperature during operating conditions. It is essential that the maximum junction temperature of the 4 Meg SRAM is not exceeded. If this temperature is exceeded it is necessary to add external cooling such as forced airflow or change the operating conditions. The maximum junction temperature for Micron SRAMs is 150°C. The limiting temperature factor is not the SRAM but the mold compound which prevents reliable operating temperatures significantly about 150°C. However, it is advisable to run the part as cool as possible since reliability (FIT rates) are exponentially dependent upon junction temperature.

The calculation of the actual junction temperature begins with the power calculation and then the junction temperation calculation. Equations 1 and 2 below show how T_j is determined using the ambient temperature, thermal resistance and operating power. If an airflow is introduced into a system then Equation 2 should be used with an airflow thermal multiplier. Specific thermal resistances are given in Micron technical note "SRAM Thermal Design Considerations" and in individual data sheets.

$$T_{j} = T_{A} + P * \theta_{JA}$$
(1)

$$T_{j} = T_{A} + P * \theta_{JA} * \theta_{M}$$
(2)

- T_j = Junction temperature of the active portion of the silicon die (°C)
- T_A = Ambient air temperature (°C) at which the device is operated

P = Average power dissipation of the device (W)

 θ_{JA} = Junction to ambient thermal resistance (°C/W)

 $\theta_{\rm M}^{\rm Ph}$ = Airflow multiplier. This value changes for different values of airflow over the part (fpm).

To solve the above equations the average operating power must be calculated. Total power has three separate components (P_1 , P_2 and P_3). P_1 is the operating power dissipated by the chip, P_2 is the AC output power due to the capacitive load and P_3 is the DC output power due to TTL DC load current (P_3 is usually negligible). For this example we have chosen P_2 such that outputs are switching from a logic LOW state to a logic HIGH state which gives the worst case output AC current. A complete description of these equations and their derivation is given in Micron technical note "Design Tips: 32K x 36 SRAM."

$$P_1 = Vcc Icc$$

$$P_2 = \frac{C_L (V_{CC} [V_{OH} - V_{OL}] - 0.5 [V_{OH}^2 - V_{OL}^2]) N_S}{\overline{T}}$$

 $P_3 = (Vcc - V_{OH}) I_O N_H + V_{OL} I_I N_L.$

Vcc = Supply voltage Icc = Supply current CL = Capacitive output loading Т = Clock period V_{OH} = Output high voltage V_{OL} = Output low voltage I_O = Output current on DQ lines which are high I = Input current on DQ lines which are low ${\tilde{N}}_{\rm H}$ = Number of DQ lines which are high

 N_{I} = Number of DQ lines which are low.

Table 1 EFFECTS OF AIRFLOW ON 4 MEG SRAM SOJ PACKAGES

Package	Air Flow	θ _M Multiplier
PSOJ	200 fpm	0.7 - 0.75
PSOJ	500 fpm	0.55 - 0.65

ADDITIONAL INFORMATION

For more information on thermal considerations see Micron's technical notes, "SRAM Thermal Design Considerations" and "Design Tips: 32K x 36 SRAM." These notes explain how to calculate thermal resistance and how to improve thermal performance in much greater detail. Also available is Micron's *Quality and Reliability Handbook*, which gives an explanation of how thermal impedances are calculated.