

SRAM

128K x 8 SRAM

3.3V OPERATION WITH SINGLE CHIP ENABLE, REVOLUTIONARY PINOUT

FEATURES

- All I/O pins are 5V tolerant
- High speed: 15, 20 and 25ns
- Multiple center power and ground pins for greater noise immunity
- Easy memory expansion with $\overline{\text{CE}}$ and $\overline{\text{OE}}$ options
- Automatic CE power down
- All inputs and outputs are TTL-compatible
- High-performance, low-power, CMOS double-metal process
- Single $3.3V \pm 0.3V$ power supply
- Fast \overline{OE} access times: 10 and 12ns
- Complies to JEDEC low-voltage TTL-standards

OPTIONS MARKING Timing -15 15ns access -20 20ns access 25ns access -25 · Packages 32-pin SOJ (400 mil) DI TG 32-pin TSOP (400 mil) · 2V data retention L

• Temperature

Part Number Example: MT5LC128K8D4DJ-20

NOTE: Not all combinations of operating temperature, speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations.

GENERAL DESCRIPTION

The MT5LC128K8D4 is organized as a 131,072 x 8 SRAM using a four-transistor memory cell with a high-speed, low-power CMOS process. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable (\overline{OE}) and output enable (\overline{OE}) capability. This enhancement can place the output in High-Z for additional flexibility in system design.

PIN ASSIGNMENT (Top View)


32-Pin S ((SD-5)	OJ	32-Pin TSOP (SE-1)					
A3 [1	27] DQ8	A3	32				

Writing to these devices is accomplished when write enable (\overline{WE}) and chip enable inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} goes LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +3.3V power supply and all inputs and outputs are fully TTL-compatible and 5V tolerant. These low-voltage parts are ideal for mixed 3.3V and 5V systems.



FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	ŌE	CE	WE	DQ	POWER
STANDBY	Χ	Н	Х	HIGH-Z	STANDBY
READ	L	L	Н	Q	ACTIVE
NOT SELECTED	Н	L	Н	HIGH-Z	ACTIVE
WRITE	Х	L	L	D	ACTIVE



PIN DESCRIPTIONS

SOJ AND TSOP Pin numbers	SYMBOL	TYPE	DESCRIPTION
4, 3, 2, 1, 32, 31, 30, 29, 21, 20, 19, 18, 17, 16, 15, 14, 13	A0-A16	Input	Address Inputs: These inputs determine which cell is addressed.
12	WE	Input	Write Enable: This input determines if the cycle is a READ or WRITE cycle. WE is LOW for a WRITE cycle and HIGH for a READ cycle.
5	CE	Input	Chip Enable: This active LOW input is used to enable the device. When $\overline{\text{CE}}$ is HIGH, the chip is disabled and automatically goes into standby power mode.
28	ŌĒ	Input	Output Enable: This active LOW input enables the output drivers.
6, 7, 10, 11, 22, 23, 26, 27	DQ1-DQ8	Input/ Output	SRAM Data I/O: Data inputs and tristate data outputs.
8, 24	Vcc	Supply	Power Supply: 3.3V ±0.3V
9, 25	Vss	Supply	Ground: GND



ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vin	
Storage Temperature (plastic)	
Power Dissipation	1W
Short Circuit Output Current	

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \le T_A \le 70^{\circ}C; Vcc = 3.3V \pm 0.3V)$

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.0	5.5	٧	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.8	٧	1, 2
Input Leakage Current	0V ≤ VIN ≤ VCC	ILı	-1	1	μА	
Output Leakage Current	Output(s) disabled 0V ≤ Vouт ≤ Vcc	ILo	-1	1	μА	
Output High Voltage	Iон = -4.0mA	Vон	2.4		٧	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	٧	1
Supply Voltage		Vcc	3.0	3.6	V	1

					MAX			
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-15	-20	-25	UNITS	NOTES
Power Supply Current: Operating	CE ≤ ViL; Vcc = MAX f = MAX = 1/ ¹RC outputs open	Icc	60	100	88	80	mA	3
Power Supply Current: Standby	CE ≥ ViH; Vcc = MAX f = MAX = 1/ ¹RC outputs open	ISB1	10	20	16	14	mA	
	$\overline{\text{CE}} \ge \text{Vcc}$ -0.2V; $\text{Vcc} = \text{MAX}$ $\text{Vin} \le \text{Vss}$ +0.2V $\text{Vin} \ge \text{Vcc}$ -0.2V; $\text{f} = 0$	ISB2	0.5	5	5	5	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	MAX	UNITS	NOTES	
Input Capacitance	T _A = 25°C; f = 1 MHz	Cı	. 6	pF	4
Output Capacitance	Vcc =3.3V	Co	6	pF	4



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5, 14) (0°C \leq T_A \leq 70°C; Vcc = 3.3V \pm 0.3V)

DESCRIPTION			-15	-:	20	-2	:5	1	
	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle									
READ cycle time	^t RC	15		20		25		ns	
Address access time	^t AA		15		20		25	ns	
Chip Enable access time	tACE.		15		20		25	ns	
Output hold from address change	tOH	4		5		5		ns	
Chip Enable to output in Low-Z	tLZCE	5		5		5		ns	7
Chip disable to output in High-Z	tHZCE		6		8		8	ns	6, 7
Chip Enable to power-up time	^t PU	0		0		0		ns	
Chip disable to power-down time	^t PD		15		20		25	ns	
Output Enable access time	^t AOE		8		10		12	ns	
Output Enable to output in Low-Z	†LZOE	0		0		0		ns	
Output disable to output in High-Z	tHZOE		6		8		8	ns	6
WRITE Cycle			•						
WRITE cycle time	tWC	15		20		25	100	ns	4
Chip Enable to end of write	tCM.	12		13		15		ns	
Address valid to end of write	^t AW	9		12		14		ns	
Address setup time	^t AS	0		0		0		ns	7
Address hold from end of write	^t AH	0		0		0		ns	feath for
WRITE pulse width	tWP1	9		10		12		ns	
WRITE pulse width	tWP2	9		10		12		ns	
Data setup time	t _{DS}	8		10		10		ns	
Data hold time	tDH	0	100	0		0		ns	
Write disable to output in Low-Z	tLZWE	1		1		1		ns	7
Write Enable to output in High-Z	tHZWE		6		8		8	ns	6, 7



AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output loadSee Fi	gures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES

- 1. All voltages referenced to Vss (GND).
- Overshoot: V_{IH} ≤ +6.0V for t ≤ ^tRC/2 Undershoot: V_{IL} ≥ -2.0V for t ≤ ^tRC/2 Power-up: V_{IH} ≤ +6.0V and V_{CC} ≤ 3.1V for t ≤ 200msec.
- 3. Icc is dependent on output loading and cycle rates. The specified value applies with the outputs unloaded, and $f = \frac{1}{{}^{t}RC\ (MIN)}Hz$.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE, tHZOE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±200mV from steady state voltage.
- At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE, and ^tHZWE is less than ^tLZWE.


- 8. WE is HIGH for READ cycle.
- 9. Device is continuously selected. Chip enable and output enables are held in their active state.
- 10. Address valid prior to, or coincident with, latest occurring chip enable.
- 11. tRC = read cycle time.
- 12. Chip enable and write enable can initiate and terminate a WRITE cycle.
- 13. The output will be in the High-Z state if output enable is high.
- Contact Micron for IT/AT/XT timing and current specifications; they may differ from the commercial temperature range specifications shown in this data sheet.
- 15. Typical currents are measured at 25°C.

DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP versions only)


DESCRIPTION	CONDITION	S	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			VDR	2			V	
Data Retention Current L version LP version	$\overline{\text{CE}} \ge (\text{Vcc -0.2V})$ $\text{Vin} \ge (\text{Vcc -0.2V})$ $\text{or} \le 0.2\text{V}$		ICCDR		TBD	TBD	μΑ	15
Chip Deselect to Data Retention Time			^t CDR	0			ns	4
Operation Recovery Time			^t R	^t RC			ns	4, 11




LOW Vcc DATA RETENTION WAVEFORM



READ CYCLE NO. 18,9




READ CYCLE NO. 27,8,10






WRITE CYCLE NO. 1 12

(Chip Enable Controlled)



WRITE CYCLE NO. 2 12 (Write Enable Controlled)




NOTE: Output enable (\overline{OE}) is inactive (HIGH).

DON'T CARE
UNDEFINED



WRITE CYCLE NO. 3 7, 12, 13 (Write Enable Controlled)



NOTE: Output enable (OE) is active (LOW).

