

MT5LC1005 256K x 4 SRAM

SRAM

256K x 4 SRAM

LOW VOLTAGE WITH OUTPUT ENABLE

	3.3
і 1	<u></u>
Vcc	S
45	
44 43	
42	2
A1	
NC	1.1
DQ4	
	1

FEATURES

- All I/O pins are 5V tolerant
- High speed: 15, 17, 20, 25, 35 and 45ns
- High-performance, low-power, CMOS double-metal process
- Single +3.3V ±0.3V power supply
- Easy memory expansion with CE and OE options
- All inputs and outputs are TTL-compatible
- Fast OE access time: 8ns
- · Complies to JEDEC low-voltage TTL standards

OPTIONS	MARKING
Timing	
15ns access	-15
17ns access	-17
20ns access	-20
25ns access	-25
35ns access	-35
45ns access	-45
Packages	
Plastic DIP (400 mil)	None
Plastic SOJ (400 mil)	DJ
Plastic SOJ (300 mil)	SJ
2V data retention	L
• 2V data retention, low power	LP
Temperature	
Commercial (0°C to +70°C)	None
Industrial (-40°C to +85°C)	IT
Automotive (-40°C to +125°C	C) AT
Extended (-55°C to +125°C	C) XT

• Part Number Example: MT5LC1005DJ-35 LP

NOTE: Not all combinations of operating temperature, speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations.

GENERAL DESCRIPTION

The MT5LC1005 is organized as a 262,144 x 4 SRAM using a four-transistor memory cell with a high-speed, low-power CMOS process. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable (CE) capability. This enhancement can place the outputs in High-Z for additional flexibility in system design.

28-Pi i (SA	n DIP 5)	28-Pin SOJ (SD-3) (SD-2)					
A7 [1	28] Vcc	A7 1 A8 2	28 D Vcc				
A8 [2	27 🛛 A6	A9 🖸 3	26 🗆 A5				
A9 🛛 3	26 🛛 A5		25 D A4				
A10 [4	25 🛛 A4	A12 C 6	23 A2				
A11 [5	24 🛛 A3	A13 [7	22 🛛 A1				
A12 [6	23 🛛 A2	A14 🛛 8 A15 🗂 9	21 🗆 A0 20 🗖 NC				
A13 [7	22 🛛 A1	A16 10	19 DQ4				
A14 🛛 8	21 🛛 A0		17 DQ3				
A15 [9	20] NC						
A16 [10	19 🛛 DQ4	····					
A17 [11	18] DQ3						
CE [12	17] DQ2						
ŌĒ [13	16 DQ1						
Vss 🛛 14	15 🛛 WE						

Writing to this device is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH while output enable (\overline{OE}) and \overline{CE} are LOW. The device offers a reduced power standby mode when disabled. This allows system designers to meet low standby power requirements.

The "LP" version provides a reduction in both CMOS standby current (ISB2) and TTL standby current (ISB1) over the standard part. This is achieved through the use of gated inputs on the \overline{WE} , \overline{OE} and address lines, which also facilitates the design of battery-backed systems. That is, the gated inputs simplify the design effort and circuitry required to protect against inadvertent battery current drain during power-down, when inputs may be at undefined levels.

All devices operate from a single +3.3V power supply and all inputs and outputs are fully TTL-compatible and 5V tolerant. These low-voltage parts are ideal for mixed 3.3V and 5V systems.

MT5LC1005 256K x 4 SRAM





FUNCTIONAL BLOCK DIAGRAM

TRUTH TABLE

MODE	OE	CE	WE	DQ	POWER
STANDBY	Х	Н	X	HIGH-Z	STANDBY
READ	L	L	Н	Q	ACTIVE
NOT SELECTED	Н	L	Н	HIGH-Z	ACTIVE
WRITE	Х	L	L	D	ACTIVE

2-34





ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss	-0.5V to +4.6V
VIN	0.5V to +6.0V
Storage Temperature (plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C; Vcc = 3.3V \pm 0.3V)$

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		Viн	2.0	5.5	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.8	V	1, 2
Input Leakage Current	$0V \le V_{IN} \le V_{CC}$	IL	-1	1	μA	
Output Leakage Current	Output(s) disabled 0V ≤ Vouτ ≤ Vcc	ILo	-1		μА	
Output High Voltage	Іон = -4.0mA	Vон	2.4		V	1
Output Low Voltage	lo∟ = 8.0mA	Vol	ner e di bio	0.4	V	1
Supply Voltage		Vcc	3.0	3.6	V	1 °

						М	AX						
DESCRIPTION	CONDITIONS	SYMBOL	VER	-15	-17	-20	-25	-35	-45	UNITS	NOTES		
Power Supply Current: Operating	CE ≤ VIL; Vcc = MAX outputs open f = MAX = 1/tRC	lcc	ALL	85	75	65	55	45	40	mA	3, 15		
Power Supply	CE ≥ VIH; Vcc = MAX	1	STD, L	20	18	14	12	8	6	mA			
Current: Standby	$f = MAX = 1/^{t}RC$	ISB1	ISB1	ISB1	LP	500	500	500	500	500	500	μA	
	$\overline{CE} \ge Vcc - 0.2V;$		STD, L	300	300	300	300	300	300	μA			
Vcc = MAX ViN ≥ Vcc - 0.2V or ViN ≤ Vss + 0.2V	ISB2	LP	100	100	100	100	100	100	μA				

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1 MHz	Сі	8	pF	4
Output Capacitance	Vcc = 3.3V	Co	8	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5, 13) ($0^{\circ}C \le T_A \le 70^{\circ}C$; Vcc = 3.3V ±0.3%)

RECORDERION			5	-1	7	-2	20	-2	25	-3	5	-4	15		
DESCRIPTION	SYM	MIN	MAX	UNITS	NOTES										
READ Cycle															
READ cycle time	^t RC	15		17		20		25		35		45		ns	
Address access time	^t AA		15		17		20		25		35		45	ns	
Chip Enable access time	^t ACE		15		17		20		25		35		45	ns	
Output hold from address change	^t OH	3		3		3		5		5		5		ns	
Chip Enable to output in Low-Z	^t LZCE	5		5		3		5		5		5		ns	7
Chip disable to output in High-Z	^t HZCE		6		7		8		10		15		18	ns	6, 7
Chip Enable to power-up time	^t PU	0		0		0		0		0		0		ns	
Chip disable to power-down time	^t PD		15		17		20		25		35		45	ns	
Output Enable access time	^t AOE		5		5		4		8		12		15	ns	
Output Enable to output in Low-Z	^t LZOE	0		0		0		0		0		0		ns	
Output disable to output in High-Z	^t HZOE		5		5		4		10		12		15	ns	6
WRITE Cycle															
WRITE cycle time	tWC	15		17		20		25		35		45		ns	
Chip Enable to end of write	^t CW	10		12		12		15		20		25		ns	
Address valid to end of write	tAW	10		12		12		15		20		25		ns	
Address setup time	^t AS	0		0		0		0		0		0		ns	
Address hold from end of write	^t AH	0		0		0		0		0		0		ns	
WRITE pulse width	^t WP1	9		12		12		15		20		25		ns	
WRITE pulse width	^t WP2	12		8		15		15		20		25		ns	
Data setup time	^t DS	7		7		8		10		15		20		ns	
Data hold time	^t DH	0		0		0		0		0		0		ns	
Write disable to output in Low-Z	^t LZWE	3		3		3		5		5		5		ns	7
Write Enable to output in High-Z	^t HZWE		6		7		8		10		15		18	ns	6, 7



MT5LC1005 256K x 4 SRAM

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	. See Figures 1 and 2

NOTES

- 1. All voltages referenced to Vss (GND).
- 2. Overshoot: $V_{IH} \le +6.0V$ for $t \le {^{t}RC/2}$ Undershoot: $V_{IL} \ge -2.0V$ for $t \le {^{t}RC/2}$ Power-up: $V_{IH} \le +6.0V$ and $V_{CC} \le 3.1V$ for $t \le 200$ msec.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- 6. ^tHZCE, ^tHZOE and ^tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±200mV from steady state voltage.
- 7. At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE, and ^tHZWE is less than ^tLZWE.





Fig. 2 OUTPUT LOAD EQUIVALENT

- 8. $\overline{\text{WE}}$ is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables and output enables are held in their active state.
- 10. Address valid prior to, or coincident with, latest occurring chip enable.
- 11. ^tRC = Read Cycle Time.
- 12. Chip enable and write enable can initiate and terminate a WRITE cycle.
- Contact Micron for IT/AT/XT timing and current specifications; they may differ from the commercial temperature range specifications shown in this data sheet.
- 14. Typical values are measured at 3.3V, 25°C and 25ns cycle time.
- 15. Typical currents are measured at 25°C.

DESCRIPTION	CONDITIONS	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Vcc for Retention Data		Vdr	2			V	
Data Retention Current L version	CE ≥ Vcc -0.2V Other inputs: VIN ≥ Vcc -0.2V or VIN ≤ Vss+0.2V Vcc = 2V	ICCDR		TBD	50	μA	15
Data Retention Current LP version	<u>CE</u> ≥ Vcc -0.2V Vcc = 2V	ICCDR		TBD	50	μΑ	15
Chip Deselect to Data Retention Time		^t CDR	0			ns	4
Operation Recovery Time		^t R	^t RC			ns	4, 11

DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP versions only)

MT5LC1005 256K x 4 SRAM





READ CYCLE NO. 27, 8, 10



3.3 VOLT SRAM

MT5LC1005 256K x 4 SRAM



WRITE CYCLE NO. 1¹² (Chip Enable Controlled)

(Chip Enable Controlled)



WRITE CYCLE NO. 2¹² (Write Enable Controlled)







WRITE CYCLE NO. 3^{7, 12} (Write Enable Controlled)



NOTE: Output enable (OE) is active (LOW).