

MT5LC1001 1 MEG x 1 SRAM

SRAM

1 MEG x 1 SRAM

A10 [1

A11 [2 A12 3

A13 C 4

A14 [5

A15 🖸 6

NC 7

A16 🖸 8

A17 🖞 9

A18 [10

A19 [11

0 1 12

WE [13

Vss [14

LOW VOLTAGE

28-Pin DIP

(SA-5)

28 1 Vcc

27 1 49

26 A A8

25 h A7

24 A6

23 🕽 A5

22 1 A4

21 0 NC

20 🛛 A3

19 A2

18 A1

17 A0

16 D 15] CE

A10 [

A11 2

A12 1 3

A13 1 4

A14 1 5

NC 7

A16 1 8

A17 0 9

A18 [10

A19 [11

Q [12

WE [13

Vss [14

A15 [6

3.3 VOLT SRAM PIN ASSIGNMENT (Top View) 28-Pin SOJ (SD-3) (SD-2) 28 🛛 Vcc 27 🛛 A9 26 🗋 A8 25 A7 24 🛛 A6 23 🗋 A5 22 A4 21 D NC 20 b A3 19 A2 18 L A1 17 A0 16 D D 15 CE

FEATURES

- All I/O pins are 5V tolerant
- High speed: 15, 17, 20, 25, 35 and 45ns
- High-performance, low-power, CMOS double-metal process
- Single $+3.3V \pm 0.3$ power supply
- Easy memory expansion with CE option
- All inputs and outputs are TTL-compatible
- Complies to JEDEC low-voltage TTL standards

C	PTIONS	MARKING
•	Timing	
	15ns access	-15
	17ns access	-17
	20ns access	-20
	25ns access	-25
	35ns access	-35
	45ns access	-45
•	Packages	
	Plastic DIP (400 mil)	None
	Plastic SOJ (400 mil)	DJ
	Plastic SOJ (300 mil)	SJ
•	2V data retention	L
•	2V data retention, low power	LP
•	Temperature	
	Commercial (0°C to +70°C)	None
	Industrial $(-40^{\circ}C \text{ to } +85^{\circ}C)$	IT
	Automotive $(-40^{\circ}\text{C to } + 125^{\circ}\text{C})$	AT

(-55°C to +125°C) Extended XT

Part Number Example: MT5LC1001DJ-25 L

NOTE: Not all combinations of operating temperature, speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations.

GENERAL DESCRIPTION

The MT5LC1001 is organized as a 1,048,576 x 1 SRAM using a four-transistor memory cell with a high-speed, lowpower CMOS process. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable (CE) capability. This enhancement can place the outputs in High-Z for additional flexibility in system design.

Writing to this device is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when WE remains HIGH while CE goes LOW. The device offers a reduced power standby mode when disabled. This allows system designers to meet low standby power requirements. The "LP" version provides a reduction in both CMOS

standby current (ISB2) and TTL standby current (ISB1) over the standard part. This is achieved through the use of gated inputs on the WE and address lines, which also facilitates the design of battery-backed systems. That is, the gated inputs simplify the design effort and circuitry required to protect against inadvertent battery current drain during power-down, when inputs may be at undefined levels.

All devices operate from a single +3.3V power supply and all inputs and outputs are fully TTL-compatible and 5V tolerant. These low-voltage parts are ideal for mixed 3.3V and 5V systems.

MT5LC1001 1 MEG x 1 SRAM



TRUTH TABLE

MODE		CE	WE	INPUT	OUTPUT	POWER
STANDBY	1.14	H N	Х	DON'T CARE	HIGH-Z	STANDBY
READ		Ľ	H A	DON'T CARE	Q	ACTIVE
WRITE		L	L	DATA-IN	HIGH-Z	ACTIVE

MT5LC1001 REV. 12/93

2-10





ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vs	s0.5V to +4.6V
VIN	0.5V to +6.0V
Storage Temperature (plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS (0°C $\leq T_A \leq 70$ °C; Vcc = 3.3V ± 0.3 V)

	the second se									
DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES				
Input High (Logic 1) Voltage		Viн	2.0	5.5	V	1,2				
Input Low (Logic 0) Voltage		VIL	-0.3	0.8	V	1, 2				
Input Leakage Current	$0V \le VIN \le Vcc$	ILi	-1	1	μΑ					
Output Leakage Current	Output(s) disabled 0V ≤ Vouτ ≤ Vcc	ILo	-1	1	μΑ					
Output High Voltage	Іон = -4.0mA	Vон	2.4		V	1				
Output Low Voltage	IoL = 8.0mA	Vol		0.4	V	1				
Supply Voltage		Vcc	3.0	3.6	V	1				

						M	AX				
DESCRIPTION	CONDITIONS	SYMBOL	VER	-15	-17	-20	-25	-35	-45	UNITS	NOTES
Power Supply Current: Operating	CE ≤ VIL; Vcc = MAX outputs open f = MAX = 1/tRC	lcc	ALL	85	75	65	55	45	40	mA	3, 15
Power Supply	CE ≥ VIH; Vcc = MAX	lep1	STD, L	20	18	14	12	8	6	mA	
Current. Standby	f = MAX = 1/tRC	ISBI	LP	500	500	500	500	500	500	μA	
	$\overline{CE} \ge Vcc - 0.2V;$	ISB2	STD, L	300	300	300	300	300	300	μA	
	$V_{CC} = MAX$ $V_{IN} \ge V_{CC} - 0.2V \text{ or}$ $V_{IN} \le V_{SS} + 0.2V$		LP	100	100	100	100	100	100	μA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1 MHz	С	8	pF	4
Output Capacitance	Vcc = 3.3V	Со	8	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5, 13) ($0^{\circ}C \le T_A \le 70^{\circ}C$; Vcc = 3.3V ±0.3V)

DESCRIPTION		-1	15	-1	7	-2	20	-2	25	-3	15	-4	5		
		MIN	MAX	UNITS	NOTES										
READ Cycle							h								
READ cycle time	^t RC	15		17		20		25		35		45		ns	
Address access time	^t AA		15		17		20		25		35		45	ns	
Chip Enable access time	^t ACE		15		17		20		25		35		45	ns	
Output hold from address change	^t OH	3		3		3		5		5		5		ns	
Chip Enable to output in Low-Z	^t LZCE	5		5		3		5		5		5		ns	7
Chip disable to output in High-Z	^t HZCE		6		7		8		10		15		18	ns	6, 7
Chip Enable to power-up time	^t PU	0		0		0		0		0		0		ns	
Chip disable to power-down time	^t PD		15		17		20		25		35		45	ns	
WRITE Cycle															
WRITE cycle time	tWC	15		17		20		25		35		45		ns	
Chip Enable to end of write	^t CW	10		12		12		15		20		25		ns	
Address valid to end of write	^t AW	10		12		12		15		20		25		ns	
Address setup time	^t AS	0		0		0		0		0		0		ns	
Address hold from end of write	^t AH	0		0		0		0		0		0		ns	
WRITE pulse width	tWP	9		12		12		15		20		25		ns	
Data setup time	^t DS	7		8		8		10		15		20		ns	
Data hold time	^t DH	0		0		0		0		0		0		ns	
Write disable to output in Low-Z	^t LZWE	3		3		3		5		5		5		ns	7
Write Enable to output in High-Z	^t HZWE		6		7		8		10		15		18	ns	6, 7



MT5LC1001 1 MEG x 1 SRAM

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2





+3.3V

Fig. 2 OUTPUT LOAD EQUIVALENT

- NOTES
- 1. All voltages referenced to Vss (GND).
- 2. Overshoot: $V_{IH} \le +6.0V$ for $t \le {^{t}RC/2}$ Undershoot: $V_{IL} \ge -2.0V$ for $t \le {^{t}RC/2}$ Power-up: $V_{IH} \le +6.0V$ and $V_{CC} \le 3.1V$ for $t \le 200$ msec.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- ^tHZCE and ^tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±200mV from steady state voltage.
- 7. At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE, and ^tHZWE is less than ^tLZWE.

- 8. WE is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables and output enables are held in their active state.
- 10. Address valid prior to, or coincident with, latest occurring chip enable.
- 11. ^tRC = Read Cycle Time.
- 12. Chip enable and write enable can initiate and terminate a WRITE cycle.
- Contact Micron for IT/AT/XT timing and current specifications; they may differ from the commercial temperature range specifications shown in this data sheet.
- 14. Typical values are measured at 3.3V, 25°C and 25ns cycle time.
- 15. Typical currents are measured at 25°C.

DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP versions only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Vcc for Retention Data		Vdr	2			V	
Data Retention Current L version	$\label{eq:cell} \begin{array}{l} \overline{CE} \geq Vcc \ -0.2V \\ Other inputs: \\ VIN \geq Vcc \ -0.2V \\ or \ VIN \leq Vss+0.2V \\ Vcc \ = 2V \end{array}$		ICCDR	TBD	50	μA	15
Data Retention Current LP version	CE ≥ Vcc -0.2V Vcc = 2V		ICCDR	TBD	50	μA	15
Chip Deselect to Data Retention Time		^t CDR	0			ns	4
Operation Recovery Time		^t R	^t RC			ns	4, 11







LOW Vcc DATA RETENTION WAVEFORM









MT5LC1001 1 MEG x 1 SRAM





WRITE CYCLE NO. 2^{7, 12} (Write Enable Controlled)



MT5LC1001 1 MEG x 1 SRAM



.