

#### MT5C512K8B2 512K x 8 SRAM

## SRAM

# 512K x 8 SRAM

WITH OUTPUT ENABLE

#### FEATURES

- High speed: 12, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process
- Multiple center power and ground pins for improved noise immunity
- Single +5V  $\pm 10\%$  power supply
- Easy memory expansion with CE and OE options
- All inputs and outputs are TTL-compatible
- Fast OE access time: 6, 8, 10, 12 and 15ns

OPTIONS	MARKING
Timing	
12ns access	-12
15ns access	-15
20ns access	-20
25ns access	-25
35ns access	-35
Packages	
Plastic SOJ (400 mil)	DJ
Plastic TSOP (400 mil)	TG
• 2V data retention	L
• Low power	Р
Temperature	
Commercial (0°C to +70°C)	None
Industrial $(-40^{\circ}C \text{ to } +85^{\circ}C)$	IT
Automotive $(-40^{\circ}C \text{ to } +125^{\circ}C)$	C) AT
Extended (-55°C to +125°C	C) XT

• Part Number Example: MT5C512K8B2DJ-20 L

NOTE: Not all combinations of operating temperature, speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations.

#### **GENERAL DESCRIPTION**

The MT5C512K8B2 is organized as a 524,288 x 8 SRAM using a four-transistor memory cell with a high-speed, low-power CMOS process. Micron 4 Meg SRAMs are fabricated using double-layer metal, triple-layer polysilicon technology.

This device offers multiple center power and ground pins for improved performance. For flexibility in high-speed

	<b>n SOJ</b> D-6)	<b>36-Pin</b> (SE-	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	36 NC   35 1 A18   34 1 A17   33 1 A16   32 1 A15   31 1 OE   30 1 D08   29 1 D07   28 1 Voc   26 1 D06   27 1 Voc   28 1 Voc   28 1 A14   29 1 A14   21 1 A11   20 1 A10   19 NC	$\begin{array}{c} A0 \\ A1 \\ A1 \\ C \\ A2 \\ C \\ A2 \\ C \\ A3 \\ C \\ $	36 NC   35 1 A18   34 1 A17   33 1 A16   32 1 A15   31 1 OE   30 1 DA2   31 1 OE   32 1 A15   34 1 OE   35 1 DA2   36 1 Vsc   26 1 DQ5   25 1 DQ5   24 1 A14   23 1 A13   22 1 A12   21 1 A11   20 1 A10   19 NC

memory applications, Micron offers chip enable  $(\overline{\text{CE}})$  and ouput enable  $(\overline{\text{OE}})$  capabilities. These enhancements can place the outputs in High-Z for additional flexibility in system design.

Writing to these devices is accomplished when write enable (WE) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when WE remains HIGH and  $\overline{CE}$  and  $\overline{OE}$  go LOW. The device offers a reduced power standby mode when disabled. This allows system designers to meet low standby power requirements.

The "P" version provides a 90 percent reduction in TTL standby current (ISB1). This is achieved by including gated inputs. The gated inputs also facilitate the design of battery backed systems where the designer needs to protect against inadvertent battery current drain during powerdown, when inputs may be at undefined levels.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL-compatible.


DQ8

DQ1

CE

ÕE WE

MT5C512K8B2 512K x 8 SRAM



MICRON

### 

FUNCTIONAL BLOCK DIAGRAM

#### **TRUTH TABLE**

MODE	ŌE	CE	WE	DQ	POWER
STANDBY	X	н	X	HIGH-Z	STANDBY
READ	L	L	н	Q	ACTIVE
NOT SELECTED	Н	L	н	HIGH-Z	ACTIVE
WRITE	Х	L	L	D	ACTIVE

#### THERMAL IMPEDENCE (EST)<sup>16</sup>

PACKAGE	NUMBER OF PINS	θ <sub>JC</sub> * (°C/W)	θ <sub>JA</sub> * (°C/W)
SOJ	36	15	55
TSOP	36	5	65

\*The thermal impedence numbers assume the device is socketted on a PC board and air flow is zero.

#### MT5C512K8B2 512K x 8 SRAM



#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss1V to +7V
Storage Temperature (plastic)55°C to +150°C
Short Circuit Output Current
Voltage on Any Pin Relative to Vss1V to Vcc+1
Junction Temperature**+150°C

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

\*\*Maximum junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow. See the Application Information section at the end of this data sheet for more information.

#### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		Viн	2.2	Vcc+1	V	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	$0V \le VIN \le Vcc$	IL:	-2	2	μA	
Output Leakage Current	Output(s) disabled 0V ≤ Vouτ ≤ Vcc	ILo	-2	2	μA	
Output High Voltage	Іон = -4.0mA	Vон	2.4		V	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	V	1
Supply Voltage		Vcc	4.5	5.5	V	1

				MAX					
DESCRIPTION	CONDITIONS	SYMBOL	-12	-15	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating	CE ≤ VIL; Vcc = MAX f = MAX = 1/ <sup>t</sup> RC outputs open	lcc	200	180	175	170	160	mA	3
Power Supply Current: Standby	CE ≥ VIH; Vcc = MAX f = MAX = 1/ <sup>t</sup> RC outputs open	ISB1	35	30	25	25	20	mA	
	P version only	ISB1	2	2	2	2	2	mA	
	$\label{eq:cell} \begin{array}{l} \overline{CE} \geq V_{CC} \ -0.2V; \ V_{CC} = MAX \\ V_{IN} \leq V_{SS} \ +0.2V \ or \\ V_{IN} \geq V_{CC} \ -0.2V; \ f = 0 \end{array}$	ISB2	2	2	2	2	2	mA	
	P version only	ISB2	2	2	2	2	2	mA	

#### CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C; f = 1 MHz	Сі	5	pF	4
Output Capacitance	Vcc = 5V	Co	7	pF	4

G

#### MT5C512K8B2 512K x 8 SRAM

#### ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes 5, 13) ( $0^{\circ}C \le T_{A} \le 70^{\circ}C$ ; Vcc = 5V ±10%)

DESCRIPTION		-1	2	-1	5	-2	20	-	25	-:	35		· · ·
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle								<b></b>					
READ cycle time	<sup>t</sup> RC	12		15		20		25		35		ns	
Address access time	<sup>t</sup> AA		12		15		20		25		35	ns	
Chip Enable access time	<sup>t</sup> ACE		12		15		20		25		35	ns	
Output hold from address change	tOH	3		3		3		3		3		ns	
Chip Enable to output in Low-Z	<sup>t</sup> LZCE	3		3		5		5		5		ns	7
Chip disable to output in High-Z	tHZCE		6		7	1.11	8		10		15	ns	6, 7
Chip Enable to power-up time	<sup>t</sup> PU	0		0		0		0		0		ns	
Chip disable to power-down time	<sup>t</sup> PD		12		15		20		25		35	ns	
Output Enable access time	<sup>t</sup> AOE		6		8		10		12		15	ns	
Output Enable to output in Low-Z	<sup>t</sup> LZOE	0		0		0		0		0		ns	
Output disable to output in High-Z	<sup>t</sup> HZOE		5		6		7		10		12	ns	6
WRITE Cycle													
WRITE cycle time	tWC	12		15		20		25		35		ns	
Chip Enable to end of write	tCW	8		10		12		15		20		ns	
Address valid to end of write	tAW	8		10		12		15		20		ns	
Address setup time	<sup>t</sup> AS	0		0		0		0		0		ns	
Address hold from end of write	tAH	0		0		0		0		0		ns	
WRITE pulse width	<sup>t</sup> WP1	8		9		10		15		20		ns	
WRITE pulse width	tWP2	9		11		12		17		22		ns	
Data setup time	<sup>t</sup> DS	6		7		8		10		15		ns	
Data hold time	<sup>t</sup> DH	0		0		0		0		0		ns	
Write disable to output in Low-Z	<sup>t</sup> LZWE	3		3		4		5		5		ns	7
Write Enable to output in High-Z	<sup>t</sup> HZWE		5		6		8		10		15	ns	6,7





#### **AC TEST CONDITIONS**

Output load	See Figures 1 and 2
Output reference levels	1.5V
Input timing reference levels	1.5V
Input rise and fall times	3ns
Input pulse levels	Vss to 3.0V

#### NOTES

- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width  $< {}^{t}RC/2$ .
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- <sup>t</sup>HZCE, <sup>t</sup>HZOE and <sup>t</sup>HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE, and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.
- 8.  $\overline{\text{WE}}$  is HIGH for READ cycle.
- 9. Device is continuously selected. Chip enables and output enables are held in their active state.





MT5C512K8B2 512K x 8 SRAM

EQUIVALENT

- 10. Address valid prior to, or coincident with, latest occurring chip enable.
- 11. <sup>t</sup>RC = Read Cycle Time.
- 12. Chip enable and write enable can initiate and terminate a WRITE cycle.
- Contact Micron for IT/AT/XT timing and current specifications; they may differ from the commercial temperature range specifications shown in this data sheet.
- 14. Output enable  $(\overline{OE})$  is inactive (HIGH).
- 15. Output enable  $(\overline{OE})$  is active (LOW).
- 16. Micron does not warrant functionality nor reliability of any product in which the junction temperature exceeds 150°C. Care should be taken to limit power to acceptable levels.


#### DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP versions only)

DESCRIPTION	CONDITIONS		SYMBOL	MIN	MAX	UNITS	NOTES
Vcc for Retention Data			VDR	2		V	
Data Retention Current	<u>CE</u> ≥ (Vcc -0.2V) VIN ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		1	mA	
	or ≤ 0.2V	Vcc = 3V	ICCDR		1.5	mA	
Data Retention Current	$\overline{CE} \ge (Vcc - 0.2V)$	Vcc = 2V	ICCDR		1	mA	
LP version		Vcc = 3V	ICCDR		1.5	mA	
Chip Deselect to Data Retention Time			<sup>t</sup> CDR	0		ns	4
Operation Recovery Time			<sup>t</sup> R	<sup>t</sup> RC		ns	4, 11






# **5 VOLT SRAM**




LOW Vcc DATA RETENTION WAVEFORM

#### READ CYCLE NO. 1<sup>8,9</sup>



#### READ CYCLE NO. 27, 8, 10







#### MT5C512K8B2 512K x 8 SRAM




(Chip Enable Controlled)




WRITE CYCLE NO. 2 <sup>12, 14</sup> (Write Enable Controlled)









1-188

MT5C512K8B2 512K x 8 SRAM



#### APPLICATION INFORMATION

#### THERMAL CONSIDERATIONS

This section describes how to determine the junction temperature during operating conditions. It is essential that the maximum junction temperature of the 4 Meg SRAM is not exceeded. If this temperature is exceeded it is necessary to add external cooling such as forced airflow or change the operating conditions. The maximum junction temperature for Micron SRAMs is 150°C. The limiting temperature factor is not the SRAM but the mold compound which prevents reliable operating temperatures significantly about 150°C. However, it is advisable to run the part as cool as possible since reliability (FIT rates) are exponentially dependent upon junction temperature.

The calculation of the actual junction temperature begins with the power calculation and then the junction temperation calculation. Equations 1 and 2 below show how  $T_j$  is determined using the ambient temperature, thermal resistance and operating power. If an airflow is introduced into a system then Equation 2 should be used with an airflow thermal multiplier. Specific thermal resistances are given in Micron technical note "SRAM Thermal Design Considerations" and in individual data sheets.

$$T_{j} = T_{A} + P * \theta_{JA}$$
(1)

$$T_{j} = T_{A} + P * \theta_{JA} * \theta_{M}$$
(2)

- $T_j$  = Junction temperature of the active portion of the silicon die (°C)
- $T_A$  = Ambient air temperature (°C) at which the device is operated

P = Average power dissipation of the device (W)

 $\theta_{IA}$  = Junction to ambient thermal resistance (°C/W)

 $\theta_{M}^{JA}$  = Airflow multiplier. This value changes for dif-

ferent values of airflow over the part (fpm).

To solve the above equations the average operating power must be calculated. Total power has three separate components ( $P_1$ ,  $P_2$  and  $P_3$ ).  $P_1$  is the operating power dissipated by the chip,  $P_2$  is the AC output power due to the capacitive load and  $P_3$  is the DC output power due to TTL DC load current ( $P_3$  is usually negligible). For this example we have chosen  $P_2$  such that outputs are switching from a logic LOW state to a logic HIGH state which gives the worst case output AC current. A complete description of these equations and their derivation is given in Micron technical note "Design Tips: 32K x 36 SRAM."

$$P_1 = Vcc Icc$$

$$P_{2} = \frac{C_{L} (V_{CC} [V_{OH} - V_{OL}] - 0.5 [V_{OH}^{2} - V_{OL}^{2}]) N_{S}$$

 $P_3 = (V_{CC} - V_{OH}) I_O N_H + V_{OL} I_I N_L.$ 

Vcc = Supply voltage Icc = Supply current  $C_L$ = Capacitive output loading Ť Clock period V<sub>OH</sub> = Output high voltage V<sub>OL</sub> = Output low voltage  $I_0$ Output current on DQ lines which are high I = Input current on DQ lines which are low Ň<sub>H</sub> Number of DO lines which are high

 $N_{L}^{T}$  = Number of DQ lines which are low.

#### Table 1 EFFECTS OF AIRFLOW ON 4 MEG SRAM SOJ PACKAGES

	Package	Air Flow	θ <sub>M</sub> Multiplier
Γ	PSOJ	200 fpm	0.7 - 0.75
	PSOJ	500 fpm	0.55 - 0.65

#### ADDITIONAL INFORMATION

For more information on thermal considerations see Micron's technical notes, "SRAM Thermal Design Considerations" and "Design Tips: 32K x 36 SRAM." These notes explain how to calculate thermal resistance and how to improve thermal performance in much greater detail. Also available is Micron's *Quality and Reliability Handbook*, which gives an explanation of how thermal impedances are calculated.





