

SYNCHRONOUS SRAM

128K x 9 SRAM

FULLY REGISTERED INPUTS
AND OUTPUTS

FEATURES

- Timing specific to SPARC® microprocessor
- Fast cycle times: 12, 16.6 and 20ns
- Fast clock to data valid: 6, 8 and 10ns
- Single +5V ±10% power supply
- READ data and WRITE data registers
- Common, TTL-compatible data inputs and outputs
- All inputs and outputs registered with clock
- Fully synchronous, pipelined architecture

OPTIONS

- Timing
 - 6ns access/12ns cycle
 - 8ns access/16.6ns cycle
 - 10ns access/20ns cycle

MARKING

-12*
-16
-20

- Packages
 - 32-pin SOJ (400mil)
- Part Number Example: MT58C1289DJ-16

DJ

*Preliminary

NOTE: Not all combinations of operating temperature, speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations.

GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

The MT58C1289 is a fully "pipelined" SRAM that integrates registers for address, data-in, data-out and synchronous chip enable (SCE), output enable (SOE) and write enable (SWE). All registers are triggered with the positive edge of the clock signal (CLK).

READ cycles are performed when $\overline{\text{SWE}}$ is HIGH and $\overline{\text{SOE}}$ and $\overline{\text{SCE}}$ are LOW at the positive edge of CLK. Read data is then presented at the next positive edge of CLK.

PIN ASSIGNMENT (Top View)

32-Pin SOJ (SD-5)


CLK	1	32	Vcc
SA15	2	31	SA14
SA8	3	30	SA16
SA7	4	29	$\overline{\text{SWE}}$
SA6	5	28	SA13
SA5	6	27	SA9
SA4	7	26	SA10
SA3	8	25	SA11
SA2	9	24	$\overline{\text{SOE}}$
SA1	10	23	SA12
SA0	11	22	$\overline{\text{SCE}}$
SDQ1	12	21	SDQ9
SDQ2	13	20	SDQ8
SDQ3	14	19	SDQ7
SDQ4	15	18	SDQ6
Vss	16	17	SDQ5

5 VOLT SYNCHRONOUS SRAM

WRITE cycles occur when $\overline{\text{SWE}}$ and $\overline{\text{SCE}}$ are LOW at the rising edge CLK. Data present at the data input registers is written to the SRAM address present at the address input registers on that same rising edge of CLK. The WRITE cycle is internally self-timed, eliminating the need for complex write pulse generation external to the SRAM. The WRITE cycle requires three preceding deselect cycles when a WRITE cycle follows a READ cycle. This allows the D/Q lines to be in the High-Z state when write data is applied. The SRAM is deselected if $\overline{\text{SCE}}$ is HIGH when a positive edge of CLK occurs.

The MT58C1289 operates from a +5V power supply.

FUNCTIONAL BLOCK DIAGRAM



5 VOLT SYNCHRONOUS SRAM

PIN DESCRIPTIONS

PLCC AND PQFP PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
11, 10, 9, 8, 7, 6, 5, 4, 3, 27, 26, 25, 23, 28, 31, 2, 30	SA0-SA16	Input	Address Inputs: These inputs are synchronous and must meet the setup and hold times around the positive edge of CLK. The address inputs are clocked into the address register on each positive edge of CLK.
29	$\overline{\text{SWE}}$	Input	Synchronous Write Enable: This input determines if the cycle is a READ or WRITE cycle. $\overline{\text{SWE}}$ is LOW for a WRITE cycle and HIGH for a READ cycle. $\overline{\text{SWE}}$ is registered on every positive edge of CLK and must meet the setup and hold times referenced to that edge. WRITE cycles are self-timed internally by the SRAM.
1	CLK	Input	Clock: All timing is controlled by the positive edge of CLK. All synchronous input and output signals are registered on the positive edge of CLK and must meet the setup and hold times referenced to that edge.
22	$\overline{\text{SCE}}$	Input	Synchronous Chip Enable: This signal is used to enable the device. This is a synchronous input and must meet the setup and hold times around CLK. When $\overline{\text{SCE}}$ is HIGH, the SRAM automatically goes into the standby power mode.
24	$\overline{\text{SOE}}$	Input	Synchronous Output Enable: This active LOW input enables the output drivers. This is a synchronous input and must meet the setup and hold times around CLK.
12, 13, 14, 15, 17, 18, 19, 20, 21	SDQ1-SDQ9	Input/ Output	SRAM Data I/O: For a READ, control signals and address are presented at the rising edge of CLK and data is valid 'KQ after the next rising edge of CLK. Data presented for a WRITE cycle must meet the setup and hold times around CLK.
32	Vcc	Supply	Power Supply: +5V $\pm 10\%$
16	Vss	Supply	Ground: GND

TRUTH TABLE

OPERATION	$\overline{\text{SCE}}$	$\overline{\text{SWE}}$	CLK	$\overline{\text{SOE}}$	D	Q NEXT CLOCK	POWER
Deselected	H	X	\uparrow	X	X	High-Z	Standby
READ	L	H	\uparrow	H	X	High-Z	Active
READ	L	H	\uparrow	L	X	Q1-Q9	Active
WRITE	L	L	\uparrow	X	D1-D9	High-Z	Active

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} Supply Relative to V_{SS} -1V to +7V
 Voltage on any pin relative to V_{SS} -1V to V_{CC}+1V
 Storage Temperature (plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

5 VOLT SYNCHRONOUS SRAM
ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-1	1	μA	
Output Leakage Current	Output(s) disabled 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-1	1	μA	
Output High Voltage	I _{OH} = -1.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 4.0mA	V _{OL}		0.4	V	1
Supply Voltage		V _{CC}	4.5	5.5	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX			UNITS	NOTES
			-12	-16	-20		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}$; V _{CC} = MAX outputs open f = MAX = 1/ 't _{RC}	I _{CC}	200	160	150	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}$; V _{CC} = MAX outputs open f = MAX = 1/ 't _{RC}	I _{SB1}	90	70	60	mA	
	$\overline{CE} \geq V_{CC} - 0.2V$; V _{CC} = MAX; V _{IL} ≤ V _{SS} +0.2V V _{IH} ≥ V _{CC} -0.2V; f = 0	I _{SB2}	5	5	5	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1 MHz V _{CC} = 5V	C _I	5	pF	4
Input/Output Capacitance (D/Q)		C _{I/O}	7	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5V ±10%)

DESCRIPTION		-12*		-16		-20			
	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Clock									
Clock cycle time	t _{KC}	12		16.6		20		ns	
Clock HIGH time	t _{KH}	4		5		5		ns	
Clock LOW time	t _{KL}	4		5		5		ns	
READ Cycle									
READ cycle time	t _{RC}	12		16.6		20		ns	9
Address setup time	t _{SAS}	3		3		3		ns	9
Address hold time	t _{SAH}	0.5		0.5		1		ns	9
Chip Enable setup time	t _{SCES}	3		3		3		ns	9
Chip Enable hold time	t _{SCEH}	0.5		0.5		1		ns	9
Output Enable setup time	t _{SOES}	3		3		3		ns	9
Output Enable hold time	t _{SOEH}	0.5		0.5		1		ns	9
Write Enable setup time	t _{SWES}	3		3		3		ns	9
Write Enable hold time	t _{SWEH}	0.5		0.5		1		ns	9
Output hold time from clock	t _{KOH}	1		2		3		ns	
Clock to data valid	t _{KQ}		6		8		10	ns	
Clock to output High-Z	t _{KQHZ}		6		8		10	ns	4, 6, 7
Clock to output Low-Z	t _{KQLZ}	0		0		0		ns	4, 6, 7
WRITE Cycle									
WRITE cycle time	t _{WC}	12		16.6		20		ns	
Address setup time	t _{SAS}	3		3		3		ns	9
Address hold time	t _{SAH}	0.5		0.5		1		ns	9
Chip Enable setup time	t _{SCES}	3		3		3		ns	9
Chip Enable hold time	t _{SCEH}	0.5		0.5		1		ns	9
Write Enable setup time	t _{SWES}	3		3		3		ns	9
Write Enable hold time	t _{SWEH}	0.5		0.5		1		ns	9
Data setup time	t _{SDS}	3		3		3		ns	
Data hold time	t _{SDH}	0.5		0.5		1		ns	

*Preliminary. Consult factory for availability.

5 VOLT SYNCHRONOUS SRAM

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT





Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


1. All voltages referenced to Vss (GND).
2. -3V for pulse width < $t_{RC}/2$.
3. I_{CC} is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. Output loading is specified with $CL = 5pF$ as in Fig. 2. Transition is measured $\pm 500mV$ from steady state voltage.
7. At any given temperature and voltage condition, t'_{KQHZ} is less than t'_{KQLZ} .
8. \overline{WE} is HIGH for READ cycle.
9. This is a synchronous device. All synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of CLK.

READ TIMING 7, 8, 9




5 VOLT SYNCHRONOUS SRAM

WRITE TIMING 7, 9



5 VOLT SYNCHRONOUS SRAM

READ/WRITE TIMING ^{7, 8, 9}



5 VOLT SYNCHRONOUS SRAM

5 VOLT SYNCHRONOUS SRAM