DataShe



DRAM

1 MEG x 1 DRAM

STATIC COLUMN

FEATURES

- Industry-standard x1 pinout, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single +5V ±10% power supply
- · Low power, 3mW standby; 175mW active, typical
- All inputs, outputs and clocks are TTL-compatible
- 512-cycle refresh in 8ms
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR), and HIDDEN
- · STATIC COLUMN access cycle

OPTIONS	MARKING	
• Timing 70ns access 80ns access 100ns access	- 7 - 8 -10	
 Packages Plastic DIP (300 mil) Plastic SOJ (300 mil) Plastic ZIP (350 mil) 	None DJ Z	DataSheet4L
• Part Number Example: M	T4C1026DJ-7	

GENERAL DESCRIPTION

The MT4C1026 is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x1 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. RAS is used to latch the first 10 bits and CAS the latter 10 bits. A READ or WRITE cycle is selected with the WE input. A logic HIGH on WE dictates READ mode while a logic LOW on WE dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of WE or CAS, whichever occurs last. If WE goes LOW prior to CAS going LOW, the output pin, data-out (Q), remains open (High-Z) until the next CAS cycle. If WE goes LOW after data reaches the output pin, Q is activated and retains the selected cell data as long as CAS remains LOW (regardless of WE or RAS). This late WE pulse results in a READ WRITE cycle.

STATIC COLUMN operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A9) page boundary. After the first READ, any column-address transition will result in

PIN ASSIGNMENT (Top View)										
18-Pin D (DA-1)	IP	20-Pin ZIP (DB-1)								
D [1 18] WE [2 17] FAS [3 16] "TF [4 15] A0 [5 14] A1 [6 13] A2 [7 12] A3 [8 11] Voc [9 10]	CAS A9° A8 A7 A6 A5									
l.com	WE 02 RAS 03 TO 04 NC 05 A0 09 A1 010 A2 011 A3 012	75) Vss 75) Q 75) Q 75) CAS 75) NC 75) AS 76) AS 76) AS 76) AS 76) AS 76) AS 76) AS								
*Address not used for **TF = Test Function;		RESH ed Vcc+1V for normal operation.								


new data-out. Unlike the PAGE MODE, which requires $\overline{\text{CAS}}$ to be toggled for each successive PAGE MODE access, the STATIC COLUMN allows $\overline{\text{CAS}}$ to be left LOW for successive STATIC COLUMN accesses. Returning $\overline{\text{RAS}}$ HIGH terminates the STATIC COLUMN operation.

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the RAS HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE) or RAS REFRESH cycle (RAS ONLY, CBR, or HIDDEN) so that all 512 combinations of RAS addresses (A0-A8) are executed at least every 8ms, regardless of sequence. The CBR REFRESH cycle will invoke the internal refresh counter for automatic RAS addressing.

MT4C1026

Micron Semiconductor, Inc., reserves the right to change products or specifications without notice ©1994 Micron Semiconductor. In

FUNCTIONAL BLOCK DIAGRAM STATIC COLUMN



*NOTE: 1. If WE goes LOW prior to CAS going LOW, EW detection circuit output is a HIGH (EARLY WRITE).
2. If CAS goes LOW prior to WE going LOW, EW detection circuit output is a LOW (LATE WRITE).

MT4C1026 REV. 4/94

DataSheet4U.com





MT4C1026 1 MEG x 1 DRAM

TRUTH TABLE

					ADDR	ESSES	DAT	A
FUNCTION		RAS	CAS	WE	^t R	tC	D (Data-in)	Q (Data-Out)
Standby		Н	H→X	Х	Х	Х	"don't care"	High-Z
READ		L	L	H	ROW	COL	"don't care"	Data-Out
EARLY WRITE		L	L	لك.	ROW	COL	Data-In	High-Z
READ WRITE		L	L	H→L	ROW	COL	Data-In	Data-Out
STATIC-COLUMN	1st Cycle	L	L	Н	ROW	COL	"don't care"	Data-Out
READ	2nd Cycle	L	L	H	n/a	COL	"don't care"	Data-Out
STATIC-COLUMN	1st Cycle	L	L	L	ROW	COL	Data-In	High-Z
EARLY-WRITE	2nd Cycle	L	L	H→L	n/a	COL	Data-In	High-Z
STATIC-COLUMN	1st Cycle	L	L	H→L	ROW	COL	Data-In	Data-Out
READ-WRITE	2nd Cycle	L	L	Ť	n/a	COL	Data-In	Data-Out
RAS ONLY REFRESH		L	Η	Х	ROW	n/a	"don't care"	High-Z
HIDDEN	READ	L→H→L	L	Н	ROW	COL	"don't care"	Data-Out
REFRESH	WRITE	L→H→L	L	L	ROW	COL	Data-in	High-Z
CBR REFRESH		H→L	L	X	Х	X	"don't care"	High-Z

et4U.com

DataSheet4U.com

DataShe

M14C1026 REV. 4/94 Micron Semiconductor, Inc., reserves the right to change products or specifications without notice.

©1994. Micron Semiconductor, Inc.

DataSheet4U.com

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Vss	1V to +7V
Operating Temperature, T _A (ambient)	0°C to +70°C
Storage Temperature (plastic)	
Power Dissipation	600mW
Short Circuit Output Current	

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) ($Vcc = +5V \pm 10\%$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	Vih	2.4	Vcc+1	V	
Input Low (Logic 0) Voltage, all inputs	VIL	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ Vin ≤ 6.5V (All other pins not under test = 0V)	h	-2	2	μА	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ Vouт ≤ 5.5V	loz	-10	10	μA	
OUTPUT LEVELS	Vон	2.4		٧	
Output High Voltage (IouT = -5mA) Output Low Voltage (IouT = 4.2mA) DataSheet4U.c	om Vo L		0.4	٧	

et4U.com

			MAX			
PARAMETER/CONDITION	SYMBOL	-7	-8	-10	UNITS	NOTES
STANDBY CURRENT: (TTL) (RAS = CAS = VIH)	lcc1	2	2	2	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = Vcc -0.2V)	lcc2	1	1	1	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: ^t RC = ^t RC [MIN])	lcc3	80	70	60	mA	3, 4
OPERATING CURRENT: STATIC COLUMN Average power supply current (RAS = ViL; CAS, Address Cycling: \(^tSC = ^tSC \)[MIN])	lcc4	60	50	40	mA	3, 4
REFRESH CURRENT: RAS ONLY Average power supply current (RAS Cycling; CAS = Vihl: RC = RC [MIN])	lcc5	80	70	60	mA	3
REFRESH CURRENT: CBR Average power supply current (RAS, CAS, Address Cycling: ^t RC = ^t RC [MIN])	lccs	80	70	60	mA	3, 5

MT4C1026 REV. 4/94

Micron Semiconductor, Inc., reserves the right to change products or specifications without notice

DataSheet4U.com



MT4C1026 1 MEG x 1 DRAM

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9, D	Cıı		5	ρF	2
Input Capacitance: RAS, CAS, WE	C ₁₂		7	pF	2
Output Capacitance: Q	Co		7 🕏	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($Vcc = +5V \pm 10\%$)

	AC CHARACTERISTICS		/	-7	<u> </u>	-8	$\overline{}$	-10]
!	PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES	1
!	Random READ or WRITE cycle time	'RC	130		150		180	1	ns		1
ļ	READ WRITE cycle time	†RWC	155		175		205	<u> </u>	ns		1
ļ	STATIC-COLUMN READ or WRITE cycle time	tsc	35		40		50		ns		1
	STATIC-COLUMN READ-WRITE cycle time	^t SRWC	70		80		100		ns		
ļ	Access time from RAS	†RAC	·	70		80		100	ns	14	1
Ţ	Access time from CAS	¹CAC	i	20		20	1	25	nş	15	1
ļ	Access time from column-address	tAA .	i	35		40		50	ns		1
ļ	RAS pulse width	¹RAS	70	100,000	80	100,000	100	100,000	ns		1
· · · · m	RAS pulse width (STATIC COLUMN)	†RASC	70	100,000	80	100,000	100	100,000	ns		1
et4U.com	RAS hold time	¹ RSH	20 Da	ataSheet4	J.C201		25		ns		DataShe
1	RAS precharge time	tRP	50	1	60	1	70	†	ns		700-
	CAS pulse width	¹CAS	20	100,000	20	100,000	25	100,000	ns		1
	CAS hold time	1CSH	70	1	80		100	1	ns		1
	CAS precharge time	¹ CPN	10	1	10	1	15		ns	16	1
	CAS precharge time (STATIC COLUMN)	[†] CP	10	1	10	1	10		ns		1
1	RAS to CAS delay time	^t RCD	20	50	20	60	25	75	ns	17	1
1	CAS to RAS precharge time	^t CRP	5	1	5	+	5		ns		1
'	Row-address setup time	tASR	0	1	0	1	0	†	ns		1
1	Row-address hold time	¹RAH	10	1	10		15		ns		1
	RAS to column- address delay time	^t RAD	15	35	15	40	20	50	ns	18	
1	Column-address setup time	^t ASC	0	1	0		0		ns		1
1	Column-address hold time	^t CAH	15		15	1	20		ns		1
	Column-address hold time (referenced to RAS)	^t AR	80		90		100		ns		1
	Column-address to RAS lead time	^t RAL	35		40		50		ns		
l '	Read command setup time	tRCS	0	1	0	1	0		ns	†	7
	Read command hold time (referenced to CAS)	¹ RCH	0		0		0		ns	19	1
	Read command hold time (referenced to RAS)	^t RRH	0		0		0		ns	19	1
1 '	CAS to output in Low-Z	¹CLZ	0		0		0		ns		1
l '	Output buffer turn-off delay	¹OFF	3	20	3	20	3	20	ns	20, 24	†

MT4C1026 REV. 4/94

licron Semiconductor, Inc., reserves the right to change products or specifications without notice ©1994. Micron Semiconductor, Inc.

DataSheet4U.com





ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($Vcc = +5V \pm 10\%$)

_	_
\Box	J
-	_
ح ا	
2	7
=	3

AC CHARACTERISTICS		-7	1	-8		-1			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Column-address hold time EARLY WRITE (referenced to RAS)	tAWR	55		60		70		ns	
WE command setup time	WCS	0		0		0		ns	21
Write command hold time	WCH	15		15		20		ns	
Write command hold time (referenced to RAS)	WCR	55		60		75		ns	
Write command pulse width	₩P	15		15		20		ns	
Write command to RAS lead time	¹RWL	20		20		25		ns	
Write command to CAS lead time	¹CWL	20		20		25		ns	
Data-in setup time	†DS	0		0		0		ns	22
Data-in hold time	HQ [*]	15		15		20		ns	22
Data-in hold time (referenced to RAS)	^t DHR	55		60		75		ns	
RAS to WE delay time	^t RWD	70		80		100		ns	21
Column-address to WE delay time	¹AWD	35		40		50		ns	21
CAS to WE delay time	'CWD	20		20		25		ns	21
Transition time (rise or fall)	ŧΤ	3	50	3	50	3	50	ns	9, 10
Refresh period (512 cycles)	¹REF		8		8		8	ms	
RAS to CAS precharge time	[†] RPC	0		0		0		ns	
CAS setup time (CBR REFRESH)	*CSR	10 Da	aSheet4	J.cq m		10		ns	5
CAS hold time (CBR REFRESH)	^t CHR	15		15		15		ns	5
Write inactive time	₩I	10		10		10		ns	
Previous WRITE to column-address delay time	^t LWAD	20	30	20	35	25	45	ns	
Previous WRITE to column-address hold time	^t AHLW	65		75		95		ns	
Output data hold time from column-address	†AOH	5		5		5		ns	
Output data enable from WRITE	WO	^t AA + 5		^t AA + 5		[†] AA + 5		ns	
Access time from last WRITE	†ALW	65		75		95		ns	
Column-address hold time referenced to RAS HIGH	tAH	5		5		10		ns	
CAS pulse width in STATIC COLUMN mode	'CSC	^t CAS		^t CAS		[†] CAS		ns	
Output data hold from WRITE	¹WOH	0		0		0	1	ns	

et4U.com

DataShe

MT4C1026 REV. 4/94

DataSheet4U.com

MT4C1026 1 MEG x 1 DRAM

NOTES

- 1. All voltages referenced to Vss.
- 2. This parameter is sampled. $VCC = 5V \pm 10\%$; f = 1 MHz.
- 3. Icc is dependent on cycle rates.
- 4. Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
- 5. Enables on-chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
- 7. An initial pause of 100µs is required after power-up followed by any eight RAS cycles before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the tREF refresh requirement is exceeded.
- 8. AC characteristics assume ${}^{t}T = 5ns$.
- VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH).
- 10. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 11. If $\overline{CAS} = V_{IH}$, data output is High-Z.
- 12. If $\overline{CAS} = VIL$, data output may contain data from the last valid READ cycle.
- 13. Measured with a load equivalent to two TTL gates and 100pF.
- 14. Assumes that ^tRCD < ^tRCD (MAX). If ^tRCD is greater than the maximum recommended value shown in this table, ^tRAC will increase by the amount that ^tRCD exceeds the value shown.
- 15. Assumes that ^tRCD ≥ ^tRCD (MAX).
- 16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS must be pulsed HIGH for ^tCPN.

- 17. Operation within the ^tRCD (MAX) limit ensures that ^tRAC (MAX) can be met. ^tRCD (MAX) is specified as a reference point only; if ^tRCD is greater than the specified ^tRCD (MAX) limit, then access time is controlled exclusively by ^tCAC.
- 18. Operation within the 'RAD (MAX) limit ensures that 'RAC (MIN) and 'CAC (MIN) can be met. 'RAD (MAX) is specified as a reference point only; if 'RAD is greater than the specified 'RAD (MAX) limit, then access time is controlled exclusively by 'AA.
- 19. Either ^tRCH or ^tRRH must be satisfied for a READ cycle.
- 20. ^tOFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to Voh or Vol.
- 21. tWCS, tRWD, tAWD and tCWD are restrictive operating parameters in LATE WRITE, and READ-MODIFY-WRITE cycles only. If tWCS ≥ tWCS (MIN), the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If tRWD ≥ tRWD (MIN), tAWD ≥ tAWD (MIN) and tCWD ≥ tCWD (MIN), the cycle is a READ WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the cycle is a LATE WRITE and the state of Q is indeterminate (at access time and until CAS goes back to Vih).
- 22. These parameters are referenced to CAS leading edge in EARLY WRITE cycles and WE leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
- 23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW.
- 24. The 3ns minimum is a parameter guaranteed by design.

et4U.com


DataShe

MT4C1026 REV 4/94 licron Semiconductor, Inc., reserves the right to change products or specifications without notice

VISSA, IMIGON SAMICORDUCION, INC.




READ CYCLE



et4U.com

EARLY WRITE CYCLE



REV. 4/94

cron Semiconductor, Inc., reserves the right to change products or specifications without notice.

www.DataSheet4U.com


/utusiicct4o.com

DataShe

DataShe




READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE CYCLES)



et4U.com

STATIC-COLUMN READ CYCLE



MT4C1026 REV. 4/94 icron Semiconductor, Inc., reserves the right to change products or specifications without notice.

www.DataSheet4U.com

 $Q_{\mathbf{q}}$


DataSheet4U.com

et4U.com



STATIC-COLUMN EARLY-WRITE CYCLE

(CAS Controlled)



STATIC-COLUMN EARLY-WRITE CYCLE (WE Controlled)

TASS

VIL

IAWR

IRCD

IRCD

IRAN

I

Micron Semiconductor, Inc., reserves the right to change products or specifications without notice (\$1994, Micron Semiconductor, Inc.)

W UNDEFINED

DataSheet4U.com


MT4C1026 REV. 4/94

www.DataSheet4U.com

DataShe



STATIC-COLUMN READ-WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE CYCLES)



et4U.com

DataShe

MT4C1026 REV. 4/94 Aicron Semiconductor, Inc., reserves the right to change products or specifications without notice


DataSheet4U.com

et4U.com




RAS ONLY REFRESH CYCLE


(ADDR = A0-A8; A9 and WE = DON'T CARE)



CBR REFRESH CYCLE (A0-A9 and WE = DON'T CARE)



HIDDEN REFRESH CYCLE ²³ (WE = HIGH)



MT4C1026 REV. 4/94

Aicron Semiconductor, Inc., reserves the right to change products or specifications without notice

DataSheet4U.com