

### NAND Flash with Mobile LPDDR2 162-Ball MCP

### MT29RZ4B2DZZHHTB-18W.80F, MT29RZ4B2DZZHHTB-18I.80F

#### **Features**

- Micron NAND Flash and LPDDR2 components
- RoHS-compliant, "green" package
- Separate NAND Flash and LPDDR2 interfaces
- Space-saving multichip package (MCP)
- Low-voltage operation (1.70–1.95V)
- Wireless temperature range: –30°C to +85°C
- Industrial temperature range: -40°C to +85°C

### **NAND Flash-Specific Features**


Organization

- · Page size
  - x8: 4320 bytes (4096 + 224 bytes)
- 1.8V (V<sub>CC</sub>: 1.70–1.95V)
- Block size: 64 pages (128K + 4K bytes)
- Plane size: 2 planes x 1024 blocks per plane

#### **LPDDR2-Specific Features**

- Ultra-low-voltage 1.2V core power supply
- 1.2V HSUL-compatible inputs
- Programmable READ and WRITE latencies
- Programmable burst lengths: 4, 8, or 16
- Partial-array self refresh (PASR)
- Deep power-down (DPD) mode
- · Selectable output drive strength
- · Adjustable clock frequency and clock stop capabilities

#### Figure 1: MCP Block Diagram



Note: 1. For physical part markings, see Part Numbering Information (page 2).

**Table 1: Key Timing Parameters** 

Speed Grade	Clock Rate (MHz)	Data Rate (Mb/s/pin)	READ Latency	WRITE Latency
-18	533	1066	8	4

**Table 2: S4 Configuration Addressing** 

Architecture	64 Meg x 32
Die configuration	2 x 8 Meg x 16 x 8 banks
Row addressing	8K (A[12:0])
Column addressing	1K (A[9:0])
Number of die	2
Die per rank	2
Ranks per channel <sup>1</sup>	1

Note: 1. A channel is a complete LPDRAM interface, including command/address and data pins.



**Table 3: Part Number References** 


МСР	NAND Discrete	NAND READ ID Parameter
MT29RZ4B2DZZHHTB-18W.80F	MT29F4G08	MT29F4G08ABBEA 4Gb, x8, 1.8V
MT29RZ4B2DZZHHTB-18I.80F		

Note: 1. While this is the NAND 1.8V device, the lock pin is not supported, and the LOCK feature does not apply.

#### **Part Numbering Information**

Micron NAND Flash and LPDRAM devices are available in different configurations and densities. The MCP/PoP part numbering guide is available at www.micron.com/numbering.

**Figure 2: Part Number Chart** 



\*Z = a null character used as a placeholder.

#### **Device Marking**

Due to the size of the package, the Micron-standard part number is not printed on the top of the device. Instead, an abbreviated device mark consisting of a 5-digit alphanumeric code is used. The abbreviated device marks are cross-referenced to the Micron part numbers at the FBGA Part Marking Decoder site: www.micron.com/decoder. To view the location of the abbreviated mark on the device, refer to customer service note CSN-11, "Product Mark/Label," at www.micron.com/csn.



### **Contents**

MCP General Description	14
Ball Assignments and Descriptions	
Electrical Specifications	
Device Diagrams	
Package Dimensions	
4Gb: x8, x16 NAND Flash Memory	
Features	
General Description	
Architecture	
Device and Array Organization	
Asynchronous Interface Bus Operation	
Asynchronous Enable/Standby	
Asynchronous Commands	
Asynchronous Addresses	
Asynchronous Data Input	
Asynchronous Data Output	
Write Protect#	
Ready/Busy#	
Device Initialization	
Power Cycle Requirements	
Command Definitions	
Reset Operations	
RESET (FFh)	
Identification Operations	
READ ID (90h)	
READ ID Parameter Tables	
READ PARAMETER PAGE (ECh)	
Parameter Page Data Structure Tables	
READ UNIQUE ID (EDh)	
Feature Operations	50
SET FEATURES (EFh)	51
GET FEATURES (EEh)	51
Status Operations	54
READ STATUS (70h)	55
READ STATUS ENHANCED (78h)	55
Column Address Operations	57
RANDOM DATA READ (05h-E0h)	
RANDOM DATA READ TWO-PLANE (06h-E0h)	58
RANDOM DATA INPUT (85h)	
PROGRAM FOR INTERNAL DATA INPUT (85h)	60
Read Operations	
READ MODE (00h)	64
READ PAGE (00h-30h)	
READ PAGE CACHE SEQUENTIAL (31h)	65
READ PAGE CACHE RANDOM (00h-31h)	66
READ PAGE CACHE LAST (3Fh)	
READ PAGE TWO-PLANE 00h-00h-30h	69
Program Operations	
PROGRAM PAGE (80h-10h)	
PROGRAM PAGE CACHE (80h-15h)	72



PROGRAM PAGE TWO-PLANE (80h-11h)	
Erase Operations	
ERASE BLOCK (60h-D0h)	
ERASE BLOCK TWO-PLANE (60h-D1h)	
Internal Data Move Operations	
READ FOR INTERNAL DATA MOVE (00h-35h)	
PROGRAM FOR INTERNAL DATA MOVE (85h–10h)	
PROGRAM FOR INTERNAL DATA MOVE TWO-PLANE (85h-11h)	81
Block Lock Feature	
WP# and Block Lock	
UNLOCK (23h-24h)	
LOCK (2Ah)	
LOCK TIGHT (2Ch)	
BLOCK LOCK READ STATUS (7Ah)	88
One-Time Programmable (OTP) Operations	90
Legacy OTP Commands	
OTP DATA PROGRAM (80h-10h)	91
RANDOM DATA INPUT (85h)	
OTP DATA PROTECT (80h-10)	93
OTP DATA READ (00h-30h)	95
Two-Plane Operations	97
Two-Plane Addressing	97
Interleaved Die (Multi-LUN) Operations	. 106
Error Management	. 107
Electrical Specifications	
Electrical Specifications - DC Characteristics and Operating Conditions	. 110
Electrical Specifications – AC Characteristics and Operating Conditions	. 112
Electrical Specifications – Program/Erase Characteristics	
Asynchronous Interface Timing Diagrams	. 116
1Gb: x16, x32 Mobile LPDDR2 SDRAM	. 127
Features	. 127
General Description	. 127
General Notes	. 128
LPDDR2 Array Configuration	. 129
General Notes	. 129
I <sub>DD</sub> Specifications	. 130
Functional Description	
Power-Up	. 137
Initialization After RESET (Without Voltage Ramp)	. 139
Power-Off	
Uncontrolled Power-Off	. 140
Mode Register Definition	
Mode Register Assignments and Definitions	
ACTIVATE Command	
8-Bank Device Operation	
Read and Write Access Modes	
Burst READ Command	
READs Interrupted by a READ	
Burst WRITE Command	
WRITEs Interrupted by a WRITE	
BURST TERMINATE Command	
Write Data Mask	164



PRECHARGE Command	165
READ Burst Followed by PRECHARGE	
WRITE Burst Followed by PRECHARGE	
Auto Precharge	
READ Burst with Auto Precharge	
WRITE Burst with Auto Precharge	
REFRESH Command	
REFRESH Requirements	
SELF REFRESH Operation	
Partial-Array Self Refresh – Bank Masking	
Partial-Array Self Refresh – Segment Masking	
MODE REGISTER READ	
Temperature Sensor	
DQ Calibration	
MODE REGISTER WRITE Command	
MRW RESET Command	
MRW ZQ Calibration Commands	
ZQ External Resistor Value, Tolerance, and Capacitive Loading	
Power-Down	
Deep Power-Down	
Input Clock Frequency Changes and Stop Events	
Input Clock Frequency Changes and Clock Stop with CKE LOW	
Input Clock Frequency Changes and Clock Stop with CKE HIGH	
NO OPERATION Command	
Simplified Bus Interface State Diagram	
Truth Tables	
Electrical Specifications	
Absolute Maximum Ratings	
Input/Output Capacitance	
Electrical Specifications – I <sub>DD</sub> Specifications and Conditions	
AC and DC Operating Conditions	
AC and DC Logic Input Measurement Levels for Single-Ended Signals	
V <sub>RFF</sub> Tolerances	
Input Signal	
AC and DC Logic Input Measurement Levels for Differential Signals	
Single-Ended Requirements for Differential Signals	
Differential Input Crosspoint Voltage	
Input Slew Rate	
Output Characteristics and Operating Conditions	
Single-Ended Output Slew Rate	
Differential Output Slew Rate	
HSUL_12 Driver Output Timing Reference Load	
Output Driver Impedance	
Output Driver Impedance Characteristics with ZQ Calibration	
Output Driver Temperature and Voltage Sensitivity	
Output Impedance Characteristics Without ZQ Calibration	
Clock Specification	
<sup>t</sup> CK(abs), <sup>t</sup> CH(abs), and <sup>t</sup> CL(abs)	
Clock Period Jitter	
Clock Period Jitter Effects on Core Timing Parameters	
Cycle Time Derating for Core Timing Parameters	
Clock Cycle Derating for Core Timing Parameters	



Clock Jitter Effects on Command/Address Timing Parameters	236
Clock Jitter Effects on READ Timing Parameters	236
Clock Jitter Effects on WRITE Timing Parameters	237
Refresh Requirements	238
AC Timing	239
CA and CS# Setup, Hold, and Derating	245
Data Setup, Hold, and Slew Rate Derating	252
Revision History	
Rev. E – 06/16	
Rev. D – 05/16	259
Rev. C – 01/16	
Rev. B – 02/15	259
Rev A = 01/15	259



### **List of Figures**

	i igui es	
	MCP Block Diagram	
	Part Number Chart	
Figure 3:	162-Ball FBGA (x8, x16 NAND; x32 LPDDR2) Ball Assignments	15
	Functional Block Diagram	
	162-Ball VFBGA (Package Code: TB)	
	NAND Flash Die (LUN) Functional Block Diagram	
	Array Organization – MT29F4G (x8)	
	Array Organization – MT29F4G (x16)	
	Asynchronous Command Latch Cycle	
	Asynchronous Address Latch Cycle	
	Asynchronous Data Input Cycles	
	Asynchronous Data Output Cycles	
	Asynchronous Data Output Cycles (EDO Mode)	
	READ/BUSY# Open Drain	
	<sup>t</sup> Fall and <sup>t</sup> Rise (3.3VV <sub>CC</sub> )	
	<sup>t</sup> Fall and <sup>t</sup> Rise (1.8VV <sub>CC</sub> )	
	$I_{OL}$ vs. Rp ( $V_{CC} = 3.3VV_{CC}$ )	
-	$I_{OL}$ vs. Rp (1.8V $V_{CC}$ )	
	TC vs. Rp	
	R/B# Power-On Behavior	
	RESET (FFh) Operation	
	READ ID (90h) with 00h Address Operation	
	READ ID (90h) with 20h Address Operation	
	READ PARAMETER (ECh) Operation	
	READ UNIQUE ID (EDh) Operation	
	SET FEATURES (EFh) Operation	
	GET FEATURES (EEh) Operation	
	READ STATUS (70h) Operation	
	READ STATUS ENHANCED (78h) Operation	
	RANDOM DATA READ (05h-E0h) Operation	
	RANDOM DATA READ TWO-PLANE (06h-E0h) Operation	
	RANDOM DATA INPUT (85h) Operation	
	PROGRAM FOR INTERNAL DATA INPUT (85h) Operation	
	READ PAGE (00h-30h) Operation	
	READ PAGE CACHE SEQUENTIAL (31h) Operation	
0	READ PAGE CACHE RANDOM (00h-31h) Operation	
	READ PAGE CACHE LAST (3Fh) Operation	
	READ PAGE TWO-PLANE (00h-00h-30h) Operation	
	PROGRAM PAGE (80h-10h) Operation	
	PROGRAM PAGE CACHE (80h–15h) Operation (Start)	
	PROGRAM PAGE CACHE (80h–15h) Operation (End)	
	PROGRAM PAGE TWO-PLANE (80h–11h) Operation	
	ERASE BLOCK (60h-D0h) Operation	
	ERASE BLOCK TWO-PLANE (60h–D1h) Operation	
	READ FOR INTERNAL DATA MOVE (00h-35h) Operation	
	READ FOR INTERNAL DATA MOVE (00h–35h) with RANDOM DATA READ (05h–E0h)	
	PROGRAM FOR INTERNAL DATA MOVE (85h–10h) Operation	
	PROGRAM FOR INTERNAL DATA MOVE (85h-10h) with RANDOM DATA INPUT (85h)	
	PROGRAM FOR INTERNAL DATA MOVE TWO-PLANE (85h-11h) Operation	
Figure 50.	Flash Array Protected: Invert Area Rit = 0	84



Figure 51:	Flash Array Protected: Invert Area Bit = 1	84
	UNLOCK Operation	
	LOCK Operation	
	LOCK TIGHT Operation	
	PROGRAM/ERASE Issued to Locked Block	
0	BLOCK LOCK READ STATUS	
	BLOCK LOCK Flowchart	
	OTP DATA PROGRAM (After Entering OTP Operation Mode)	
	OTP DATA PROGRAM Operation with RANDOM DATA INPUT (After Entering OTP Operation Mode)	
	OTP DATA PROTECT Operation (After Entering OTP Protect Mode)	
	OTP DATA READ	
	OTP DATA READ with RANDOM DATA READ Operation	
Figure 63:	TWO-PLANE PAGE READ	98
	TWO-PLANE PAGE READ with RANDOM DATA READ	
Figure 65:	TWO-PLANE PROGRAM PAGE	99
	TWO-PLANE PROGRAM PAGE with RANDOM DATA INPUT	
	TWO-PLANE PROGRAM PAGE CACHE MODE	
	TWO-PLANE INTERNAL DATA MOVE	
	TWO-PLANE INTERNAL DATA MOVE with TWO-PLANE RANDOM DATA READ	
-	TWO-PLANE INTERNAL DATA MOVE with RANDOM DATA INPUT	
	TWO-PLANE BLOCK ERASE	
	TWO-PLANE/MULTIPLE-DIE READ STATUS Cycle	
0	RESET Operation	
Figure 74:	READ STATUS Cycle	110
	READ STATUS ENHANCED Cycle	
	READ PARAMETER PAGE	
	READ PAGE Operation with CE# "Don't Core"	
	READ PAGE Operation with CE# "Don't Care"	
	RANDOM DATA READ	
	READ PAGE CACHE SEQUENTIAL  READ PAGE CACHE RANDOM	
	READ ID Operation	
-	PROGRAM PAGE Operation	
	PROGRAM PAGE Operation with CE# "Don't Care"	
Figure 95.	PROGRAM PAGE Operation with RANDOM DATA INPUT	124
	PROGRAM PAGE CACHE	
	PROGRAM PAGE CACHE Ending on 15h	
Figure 88.	INTERNAL DATA MOVE	123
	ERASE BLOCK Operation	
	V <sub>DD1</sub> Typical Self-Refresh Current vs. Temperature (Per Die)	
0	V <sub>DD2</sub> Typical Self-Refresh Current vs. Temperature (Per Die)	
-	Functional Block Diagram	
	Voltage Ramp and Initialization Sequence	
	ACTIVATE Command	
	<sup>t</sup> FAW Timing (8-Bank Devices)	
	READ Output Timing – <sup>t</sup> DQSCK (MAX)	
Figure 97:	READ Output Timing – <sup>t</sup> DQSCK (MIN)	153
	Burst READ – RL = 5, BL = 4, <sup>t</sup> DQSCK > <sup>t</sup> CK	
	Burst READ – RL = 3, BL = 8, <sup>t</sup> DQSCK < <sup>t</sup> CK	
-	: <sup>t</sup> DQSCKDL Timing	
	: <sup>t</sup> DQSCKDM Timing	
		157



	Burst READ Followed by Burst WRITE – RL = 3, WL = 1, BL = 4	
	Seamless Burst READ – RL = 3, BL = 4, <sup>t</sup> CCD = 2	
	READ Burst Interrupt Example – RL = 3, BL = 8, <sup>t</sup> CCD = 2	
	Data Input (WRITE) Timing	
	Burst WRITE – WL = 1, BL = 4	
	Burst WRITE Followed by Burst READ – RL = 3, WL = 1, BL = 4	
	Seamless Burst WRITE – WL = 1, BL = 4, <sup>t</sup> CCD = 2	
	WRITE Burst Interrupt Timing – WL = 1, BL = 8, <sup>t</sup> CCD = 2	
	Burst WRITE Truncated by BST – WL = 1, BL = 16	
	Burst READ Truncated by BST – RL = 3, BL = 16	
Figure 113:	Data Mask Timing	164
Figure 114:	Write Data Mask - Second Data Bit Masked	165
	READ Burst Followed by PRECHARGE – RL = 3, BL = 8, RU(†RTP(MIN)/†CK) = 2	
	READ Burst Followed by PRECHARGE – RL = 3, BL = 4, RU(tRTP(MIN)/tCK) = 3	
	WRITE Burst Followed by PRECHARGE – WL = 1, BL = 4	
	READ Burst with Auto Precharge – RL = 3, BL = 4, $RU({}^{t}RTP(MIN)/{}^{t}CK) = 2$	
	WRITE Burst with Auto Precharge – WL = 1, BL = 4	
	Regular Distributed Refresh Pattern	
	Supported Transition from Repetitive REFRESH Burst	
	Nonsupported Transition from Repetitive REFRESH Burst	
	tSRF Definition	
	All-Bank REFRESH Operation	
0	Per-Bank REFRESH Operation	
	SELF REFRESH Operation	
	MRR Timing – RL = 3, <sup>t</sup> MRR = 2	
	READ to MRR Timing – RL = 3, <sup>t</sup> MRR = 2	
	Burst WRITE Followed by MRR – RL = 3, WL = 1, BL = 4	
	Temperature Sensor Timing	
	MR32 and MR40 DQ Calibration Timing – RL = 3, <sup>t</sup> MRR = 2	
	MODE REGISTER WRITE Timing – RL = 3, <sup>t</sup> MRW = 5	
	ZQ Timings	
	Power-Down Entry and Exit Timing	
	CKE Intensive Environment	
	REFRESH-to-REFRESH Timing in CKE Intensive Environments	
	READ to Power-Down Entry	
	READ with Auto Precharge to Power-Down Entry	
-	WRITE to Power-Down Entry	
	WRITE with Auto Precharge to Power-Down Entry	
-	REFRESH Command to Power-Down Entry	
	ACTIVATE Command to Power-Down Entry	
Figure 144:	PRECHARGE Command to Power-Down Entry	197
-	MRR Command to Power-Down Entry	
Figure 146:	MRW Command to Power-Down Entry	198
Figure 147:	Deep Power-Down Entry and Exit Timing	199
Figure 148:	Simplified Bus Interface State Diagram	201
	V <sub>REF</sub> DC Tolerance and V <sub>REF</sub> AC Noise Limits	
	LPDDR2-466 to LPDDR2-1066 Input Signal	
	LPDDR2-200 to LPDDR2-400 Input Signal	
	Differential AC Swing Time and <sup>†</sup> DVAC	
Figure 153:	Single-Ended Requirements for Differential Signals	222
Figure 154.	V <sub>IV</sub> Definition	223



Figure 155:	Differential Input Slew Rate Definition for CK, CK#, DQS, and DQS#	224
Figure 156:	Single-Ended Output Slew Rate Definition	225
Figure 157:	Differential Output Slew Rate Definition	227
-	Overshoot and Undershoot Definition	
Figure 159:	HSUL_12 Driver Output Reference Load for Timing and Slew Rate	229
	Output Driver	
-	Output Impedance = 240 Ohms, I-V Curves After ZQRESET	
Figure 162:	Output Impedance = 240 Ohms, I-V Curves After Calibration	233
Figure 163:	Command Input Setup and Hold Timing	245
Figure 164:	Typical Slew Rate and tVAC – tIS for CA and CS# Relative to Clock	248
Figure 165:	Typical Slew Rate – <sup>t</sup> IH for CA and CS# Relative to Clock	249
Figure 166:	Tangent Line – <sup>t</sup> IS for CA and CS# Relative to Clock	250
Figure 167:	Tangent Line – <sup>t</sup> IH for CA and CS# Relative to Clock	251
Figure 168:	Typical Slew Rate and tVAC – tDS for DQ Relative to Strobe	255
Figure 169:	Typical Slew Rate – <sup>t</sup> DH for DQ Relative to Strobe	256
-	Tangent Line – <sup>t</sup> DS for DQ with Respect to Strobe	
Figure 171:	Tangent Line – <sup>t</sup> DH for DO with Respect to Strobe	258



### **List of Tables**

Table 1: 1	Key Timing Parameters	1
Table 2: S	S4 Configuration Addressing	1
Table 3: 1	Part Number References	2
Table 4: 1	NAND Ball Descriptions	. 16
Table 5: 1	LPDDR2 Ball/Pad Descriptions	. 16
Table 6: 1	Non-Device-Specific Descriptions	. 17
Table 7:	Absolute Maximum Ratings	. 18
Table 8: 1	Recommended Operating Conditions	. 18
Table 9:	Array Addressing (MT29F4G08)	. 24
Table 10:	Array Addressing (MT29F4G16xxx – x16)	25
Table 11:	Asynchronous Interface Mode Selection	. 26
Table 12:	Power Cycle Requirements	. 37
Table 13:	Command Set	. 38
Table 14:	Two-Plane Command Set	39
	READ ID Parameters for Address 00h	
Table 16:	READ ID Parameters for Address 20h	44
Table 17:	Parameter Page Data Structure	46
Table 18:	Feature Address Definitions	50
Table 19:	Feature Address 90h – Array Operation Mode	50
	Feature Addresses 01h: Timing Mode	
Table 21:	Feature Addresses 80h: Programmable I/O Drive Strength	53
	Feature Addresses 81h: Programmable R/B# Pull-Down Strength	
Table 23:	Status Register Definition	54
Table 24:	Block Lock Address Cycle Assignments	85
	Block Lock Status Register Bit Definitions	
	Error Management Details	
	Absolute Maximum Ratings	
Table 28:	Recommended Operating Conditions	108
	Valid Blocks	
Table 30:	Capacitance	109
	Test Conditions	
Table 32:	DC Characteristics and Operating Conditions (3.3V)	110
	DC Characteristics and Operating Conditions (1.8V)	
	AC Characteristics: Command, Data, and Address Input (3.3V)	
Table 35:	AC Characteristics: Command, Data, and Address Input (1.8V)	112
	AC Characteristics: Normal Operation (1.8V)	
	AC Characteristics: Normal Operation (3.3V)	
Table 38:	Program/Erase Characteristics	115
	S4 Configuration Addressing	
	I <sub>DD</sub> Specifications (32 Meg x 32)	
	I <sub>DD</sub> Specifications (64 Meg x 16)	
	$I_{DD}$ Specifications (64 Meg x 32, 64 Meg x 64 <sup>1</sup> )	
	I <sub>DD6</sub> Partial-Array Self Refresh Current	
	Initialization Timing Parameters	
	Power-Off Timing	
	Mode Register Assignments	
	MR0 Device Information (MA[7:0] = 00h)	
	MR0 Op-Code Bit Definitions	
	MR1 Device Feature 1 (MA[7:0] = 01h)	
Table 50:	MR1 Op-Code Bit Definitions	143



Table 51:	Burst Sequence by Burst Length (BL), Burst Type (BT), and Wrap Control (WC)	143
	No-Wrap Restrictions	
Table 53:	MR2 Device Feature 2 (MA[7:0] = 02h)	144
	MR2 Op-Code Bit Definitions	
Table 55:	MR3 I/O Configuration 1 (MA[7:0] = 03h)	145
	MR3 Op-Code Bit Definitions	
Table 57:	MR4 Device Temperature (MA[7:0] = 04h)	145
Table 58:	MR4 Op-Code Bit Definitions	146
Table 59:	MR5 Basic Configuration 1 (MA[7:0] = 05h)	146
Table 60:	MR5 Op-Code Bit Definitions	146
Table 61:	MR6 Basic Configuration 2 (MA[7:0] = 06h)	147
Table 62:	MR6 Op-Code Bit Definitions	147
Table 63:	MR7 Basic Configuration 3 (MA[7:0] = 07h)	147
Table 64:	MR7 Op-Code Bit Definitions	147
Table 65:	MR8 Basic Configuration 4 (MA[7:0] = 08h)	147
Table 66:	MR8 Op-Code Bit Definitions	147
Table 67:	MR9 Test Mode (MA[7:0] = 09h)	148
Table 68:	MR10 Calibration (MA[7:0] = 0Ah)	148
Table 69:	MR10 Op-Code Bit Definitions	148
Table 70:	MR[11:15] Reserved (MA[7:0] = 0Bh–0Fh)	149
Table 71:	MR16 PASR Bank Mask (MA[7:0] = 010h)	149
Table 72:	MR16 Op-Code Bit Definitions	149
Table 73:	MR17 PASR Segment Mask (MA[7:0] = 011h)	149
Table 74:	MR17 PASR Segment Mask Definitions	149
	MR17 PASR Row Address Ranges in Masked Segments	
	Reserved Mode Registers	
	MR63 RESET (MA[7:0] = 3Fh) – MRW Only	
	Bank Selection for PRECHARGE by Address Bits	
	PRECHARGE and Auto Precharge Clarification	
	REFRESH Command Scheduling Separation Requirements	
Table 81:	Bank and Segment Masking Example	181
	Temperature Sensor Definitions and Operating Conditions	
	Data Calibration Pattern Description	
	Truth Table for MRR and MRW	
	Command Truth Table	
Table 86:	CKE Truth Table	203
Table 87:	Current State Bank <i>n</i> to Command to Bank <i>n</i> Truth Table	204
Table 88:	Current State Bank <i>n</i> to Command to Bank <i>m</i> Truth Table	206
Table 89:	DM Truth Table	209
Table 90:	Absolute Maximum DC Ratings	210
Table 91:	Input/Output Capacitance	210
	Switching for CA Input Signals	
Table 93:	Switching for I <sub>DD4R</sub>	212
Table 94:	Switching for I <sub>DD4W</sub>	212
Table 95:	I <sub>DD</sub> Specification Parameters and Operating Conditions	213
Table 96:	Recommended DC Operating Conditions	214
	Input Leakage Current	
Table 98:	Operating Temperature Range	215
Table 99:	Single-Ended AC and DC Input Levels for CA and CS# Inputs	216
	: Single-Ended AC and DC Input Levels for CKE	
Table 101	: Single-Ended AC and DC Input Levels for DQ and DM	216
	: Differential AC and DC Input Levels	



Table 103:	CK/CK# and DQS/DQS# Time Requirements Before Ringback ( <sup>t</sup> DVAC)	221
	Single-Ended Levels for CK, CK#, DQS, DQS#	
Table 105:	Crosspoint Voltage for Differential Input Signals (CK, CK#, DQS, DQS#)	223
Table 106:	Differential Input Slew Rate Definition	224
Table 107:	Single-Ended AC and DC Output Levels	224
Table 108:	Differential AC and DC Output Levels	225
Table 109:	Single-Ended Output Slew Rate Definition	225
Table 110:	Single-Ended Output Slew Rate	225
Table 111:	Differential Output Slew Rate Definition	226
Table 112:	Differential Output Slew Rate	227
Table 113:	AC Overshoot/Undershoot Specification	227
Table 114:	Output Driver DC Electrical Characteristics with ZQ Calibration	230
	Output Driver Sensitivity Definition	
Table 116:	Output Driver Temperature and Voltage Sensitivity	231
Table 117:	Output Driver DC Electrical Characteristics Without ZQ Calibration	231
Table 118:	I-V Curves	232
Table 119:	Definitions and Calculations	234
Table 120:	<sup>t</sup> CK(abs), <sup>t</sup> CH(abs), and <sup>t</sup> CL(abs) Definitions	235
Table 121:	Refresh Requirement Parameters (Per Density)	238
Table 122:	AC Timing	239
Table 123:	CA and CS# Setup and Hold Base Values (>400 MHz, 1 V/ns Slew Rate)	246
Table 124:	CA and CS# Setup and Hold Base Values (<400 MHz, 1 V/ns Slew Rate)	246
Table 125:	Derating Values for AC/DC-Based <sup>t</sup> IS/ <sup>t</sup> IH (AC220)	247
Table 126:	Derating Values for AC/DC-Based <sup>t</sup> IS/ <sup>t</sup> IH (AC300)	247
Table 127:	Required Time for Valid Transition – ${}^{t}VAC > V_{IH(AC)}$ and ${}^{t}V_{IL(AC)}$	247
Table 128:	Data Setup and Hold Base Values (>400 MHz, 1 V/ns Slew Rate)	252
	Data Setup and Hold Base Values (<400 MHz, 1 V/ns Slew Rate)	
	Derating Values for AC/DC-Based <sup>t</sup> DS/ <sup>t</sup> DH (AC220)	
	Derating Values for AC/DC-Based <sup>t</sup> DS/ <sup>t</sup> DH (AC300)	
Table 132:	Required Time for Valid Transition – ${}^{t}VAC > V_{IH(AC)}$ or ${}^{t}V_{IL(AC)}$	254



## 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP MCP General Description

### **MCP General Description**

Micron MCP products combine NAND Flash and Mobile LPDRAM devices in a single MCP. These products target mobile applications with low-power, high-performance, and minimal package-footprint design requirements. The NAND Flash and Mobile LPDRAM devices are also members of the Micron memory products portfolio.

The NAND Flash and Mobile LPDRAM devices are packaged with separate interfaces (no shared address, control, data, or power balls). This bus architecture supports an optimized interface to processors with separate NAND Flash and Mobile LPDRAM buses. The NAND Flash and Mobile LPDRAM devices have separate core power connections and share a common ground (that is,  $V_{SS}$  is tied together on the two devices).


The bus architecture of this device also supports separate NAND Flash and Mobile LPDRAM functionality without concern for device interaction.



### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Ball Assignments and Descriptions

### **Ball Assignments and Descriptions**

Figure 3: 162-Ball FBGA (x8, x16 NAND; x32 LPDDR2) Ball Assignments





# 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Ball Assignments and Descriptions

**Table 4: NAND Ball Descriptions** 

Symbol	Туре	Description
ALE	Input	Address latch enable: When ALE is HIGH, addresses can be transferred to the on-chip address register.
CE#	Input	Chip enable: Gates transfers between the host system and the NAND device.
CLE	Input	Command latch enable: When CLE is HIGH, commands can be transferred to the on-chip command register.
RE#	Input	Read enable: Gates information from the NAND device to the host system.
WE#	Input	Write enable: Gates information from the host system to the NAND device.
WP#	Input	Write protect: Driving WP# LOW blocks ERASE and PROGRAM operations.
I/O[7:0] (x8) I/O[15:0] (x16)	Input/ output	Data inputs/outputs: The bidirectional I/Os transfer address, data, and instruction information. Data is output only during READ operations; at other times the I/Os are inputs.I/O[15:8] are RFU <sup>1</sup> for NAND x8 devices.
R/B#	Output	Ready/busy: Open-drain, active-LOW output that indicates when an internal operation is in progress.
V <sub>CC</sub>	Supply	V <sub>CC</sub> : NAND power supply.

Note: 1. Balls marked RFU may or may not be connected internally. These balls should not be used. Contact factory for details.

#### **Table 5: LPDDR2 Ball/Pad Descriptions**

Symbol	Туре	Description
CA[9:0]	Input	<b>Command/address inputs:</b> Provide the command and address inputs according to the command truth table.
CK_t, CK_c	Input	<b>Clock:</b> Differential clock inputs. All CA inputs are sampled on both rising and falling edges of CK. CS and CKE inputs are sampled at the rising edge of CK. AC timings are referenced to clock.
CKE0	Input	<b>Clock enable:</b> CKE HIGH activates and CKE LOW deactivates the internal clock signals, input buffers, and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is considered part of the command code. CKE is sampled on the rising edge of CK.
CS_n	Input	<b>Chip select:</b> Considered part of the command code and is sampled on the rising edge of CK.
DM[3:0]	Input	<b>Input data mask:</b> Input mask signal for write data. Although DM balls are input-only, the DM loading is designed to match that of DQ and DQS balls. DM[3:0] is DM for each of the four data bytes, respectively.
DQ[31:0]	I/O	Data input/output: Bidirectional data bus.
DQS[3:0]_t, DQS[3:0]_c	I/O	<b>Data strobe:</b> Bidirectional (used for read and write data) and complementary (DQS_t and DQS_c). It is edge-aligned output with read data and centered input with write data. DQS[3:0]_t/DQS[3:0]_c is DQS for each of the four data bytes, respectively.
$V_{DDQ}$	Supply	<b>DQ power supply:</b> Isolated on the die for improved noise immunity.
$V_{SSQ}$	Supply	<b>DQ ground:</b> Isolated on the die for improved noise immunity.



# 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Ball Assignments and Descriptions

#### **Table 5: LPDDR2 Ball/Pad Descriptions (Continued)**

Symbol	Туре	Description
V <sub>DD1</sub>	Supply	Core power: Supply 1.
$V_{DD2}$	Supply	Core power: Supply 2.
V <sub>SS</sub>	Supply	Common ground.
V <sub>REFCA</sub> , V <sub>REFDQ</sub>	Supply	<b>Reference voltage:</b> $V_{REFCA}$ is reference for command/address input buffers, $V_{REFDQ}$ is reference for DQ input buffers.
ZQ0, ZQ1	Reference	External reference ball for output drive calibration: This ball is tied to an external 240 $\Omega$ resistor (RZQ), which is tied to V <sub>SSQ</sub> .

#### **Table 6: Non-Device-Specific Descriptions**

Symbol	Туре	Description				
V <sub>SS</sub>	Supply	V <sub>SS</sub> : Shared ground.				
Symbol	Туре	Description				
DNU	_	o not use: Must be grounded or left floating.				
NC	_	o connect: Not internally connected.				
RFU <sup>1</sup>	_	Reserved for future use.				

Note: 1. Balls marked RFU may or may not be connected internally. These balls should not be used. Contact factory for details.



# 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Electrical Specifications

### **Electrical Specifications**

**Table 7: Absolute Maximum Ratings** 

Parameters/Conditions	Symbol	Min	Max	Unit
V <sub>CC</sub> supply voltage relative to V <sub>SS</sub>	V <sub>CC</sub>	-0.6	2.4	V
V <sub>DD1</sub> supply voltage relative to V <sub>SS</sub>	V <sub>DD1</sub>	-0.4	2.3	V
V <sub>DD2</sub> supply voltage relative to V <sub>SS</sub>	V <sub>DD2</sub>	-0.4	1.6	V
$V_{DDCA}$ and $V_{DDQ}$ supply voltage relative to $V_{SS}$	V <sub>DDCA</sub> , V <sub>DDQ</sub>	-0.4	1.6	V
Voltage on any pin relative to V <sub>SS</sub>	V <sub>IN</sub>	-0.4	1.6 or (V <sub>DDQ</sub> + 0.3), whichever is less	V
Storage temperature range	_	-55	+125	°C

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Table 8: Recommended Operating Conditions** 

Parameters		Symbol	Min	Тур	Max	Unit
Supply voltage		V <sub>CC</sub>	1.70	1.80	1.95	V
Supply voltage		V <sub>DD1</sub>	1.70	1.80	1.95	V
Supply voltage		V <sub>DD2</sub>	1.14	1.20	1.30	V
I/O supply voltage		V <sub>DDCA</sub> / V <sub>DDQ</sub>	1.14	1.20	1.30	V
Operating temperature range	Wireless Temperature	_	-30	-	+85	°C
	Industrial Temperature	_	-40	-	+85	°C


Note: 1. This operating temperature range pertains to this MCP device. Other temperature ranges mentioned in data sheet apply to discrete components, respectively.



# 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Device Diagrams

### **Device Diagrams**

**Figure 4: Functional Block Diagram** 







## 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Package Dimensions

### **Package Dimensions**

Figure 5: 162-Ball VFBGA (Package Code: TB)





Notes: 1. Solder ball material: LF35 with Cu OSP ball pads (98.25% Sn, 1.2% Ag, 0.5% Cu, 0.05% Ni).

2. All dimensions are in millimeters.



#### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP 4Gb: x8, x16 NAND Flash Memory

### 4Gb: x8, x16 NAND Flash Memory

#### **Features**

- Open NAND Flash Interface (ONFI) 1.0-compliant<sup>1</sup>
- Single-level cell (SLC) technology
- Organization
  - Page size x8: 4320 bytes (4096 + 224 bytes)
  - Page size x16: 2160 words (2048 + 112 words)
  - Block size: 64 pages (256K + 14K bytes)
  - Plane size: 2 planes x 1024 blocks per plane
  - Device size: 4Gb: 2048 blocks
- Asynchronous I/O performance
  - <sup>t</sup>RC/<sup>t</sup>WC: 20ns (3.3V), 30ns (1.8V)
- Array performance
  - Read page: 25µs
  - Program page: 200µs (TYP)
  - Erase block: 2ms (TYP)
- · Command set: ONFI NAND Flash Protocol
- · Advanced command set
  - Program page cache mode
  - Read page cache mode
  - One-time programmable (OTP) mode
  - Block lock (1.8V only)
  - Programmable drive strength
  - Two-plane commands
  - Multi-die (LUN) operations
  - Read unique ID
  - Internal data move
- Operation status byte provides software method for detecting
  - Operation completion
  - Pass/fail condition
  - Write-protect status
- Ready/Busy# (R/B#) provides a hardware method of detecting operation completion
- WP#: Write protect entire device



## 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP General Description

- First block (block address 00h) is valid when shipped from factory with ECC. For minimum required ECC, see Error Management.
- RESET (FFh) required as first command after power-on
- Alternate method of device initialization after power-up (contact factory)
- Internal data move operations supported within the plane from which data is read
- · Quality and reliability
  - Data retention: JESD47G-compliant; see qualification report
  - Endurance: 60,000 PROGRAM/ERASE cycles
- · Operating voltage range
  - V<sub>CC</sub>: 2.7–3.6V
  - V<sub>CC</sub>: 1.7-1.95V
- Operating temperature
  - Commercial: 0°C to +70°C
  - Industrial (IT): -40°C to +85°C

Note: 1. The ONFI 1.0 specification is available at www.onfi.org.

### **General Description**

Micron NAND Flash devices include an asynchronous data interface for high-performance I/O operations. These devices use a highly multiplexed 8-bit bus (I/Ox) to transfer commands, address, and data. There are five control signals used to implement the asynchronous data interface: CE#, CLE, ALE, WE#, and RE#. Additional signals control hardware write protection and monitor device status (R/B#).

This hardware interface creates a low pin-count device with a standard pinout that remains the same from one density to another, enabling future upgrades to higher densities with no board redesign.

A target is the unit of memory accessed by a chip enable signal. A target contains one or more NAND Flash die. A NAND Flash die is the minimum unit that can independently execute commands and report status. A NAND Flash die, in the ONFI specification, is referred to as a logical unit (LUN). There is at least one NAND Flash die per chip enable signal. For further details, see Device and Array Organization.



### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Architecture


#### **Architecture**

These devices use NAND Flash electrical and command interfaces. Data, commands, and addresses are multiplexed onto the same pins and received by I/O control circuits. The commands received at the I/O control circuits are latched by a command register and are transferred to control logic circuits for generating internal signals to control device operations. The addresses are latched by an address register and sent to a row decoder to select a row address, or to a column decoder to select a column address.

Data is transferred to or from the NAND Flash memory array, byte by byte (x8) or word by word (x16), through a data register and a cache register.

The NAND Flash memory array is programmed and read using page-based operations and is erased using block-based operations. During normal page operations, the data and cache registers act as a single register. During cache operations, the data and cache registers operate independently to increase data throughput. The status register reports the status of die operations.

Figure 6: NAND Flash Die (LUN) Functional Block Diagram




Note: 1. The LOCK pin is used on the 1.8V device.



#### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP **Device and Array Organization**

### **Device and Array Organization**

Figure 7: Array Organization - MT29F4G (x8)



**Table 9: Array Addressing (MT29F4G08)** 

Cycle	1/07	1/06	1/05	1/04	I/03	1/02	I/01	1/00
First	CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0
Second	LOW	LOW	LOW	CA12	CA11	CA10	CA9	CA8
Third	BA7	BA6	PA5	PA4	PA3	PA2	PA1	PA0
Fourth	BA15	BA14	BA13	BA12	BA11	BA10	BA9	BA8
Fifth	LOW	BA16						

- Notes: 1. Block address concatenated with page address = actual page address. CAx = column address; PAx = page address; BAx = block address.
  - 2. If CA12 is 1, then CA[11:8] must be 0.
  - 3. BA6 controls plane selection.



## 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Device and Array Organization

Figure 8: Array Organization - MT29F4G (x16)




Table 10: Array Addressing (MT29F4G16xxx - x16)

Cycle	I/O[15:8]	1/07	1/06	1/05	1/04	1/03	1/02	I/01	1/00
First	LOW	CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0
Second	LOW	LOW	LOW	LOW	LOW	CA11	CA10	CA9	CA8
Third	LOW	BA7	BA6	PA5	PA4	PA3	PA2	PA1	PA0
Fourth	LOW	BA15	BA14	BA13	BA12	BA11	BA10	BA9	BA8
Fifth	LOW	LOW	LOW	LOW	LOW	LOW	LOW	LOW	BA16

Notes: 1. Block address concatenated with page address = actual page address. CAx = column address; PAx = page address; BAx = block address.

- 2. If CA11 = 1, then CA[10:7] must be 0.
- 3. BA6 controls plane selection.



### **Asynchronous Interface Bus Operation**

The bus on the device is multiplexed. Data I/O, addresses, and commands all share the same pins. I/O[15:8] are used only for data in the x16 configuration. Addresses and commands are always supplied on I/O[7:0].

The command sequence typically consists of a COMMAND LATCH cycle, address input cycles, and one or more data cycles, either READ or WRITE.

**Table 11: Asynchronous Interface Mode Selection** 

Mode <sup>1</sup>	CE#	CLE	ALE	WE#	RE#	I/Ox	WP#
Standby <sup>2</sup>	Н	Х	Х	Х	Х	Х	0V/V <sub>CC</sub>
Command input	L	Н	L	<b>₽</b>	Н	Х	Н
Address input	L	L	Н	<b>I</b> ∙	Н	Х	Н
Data input	L	L	L	<b>I</b> ∙	Н	Х	Н
Data output	L	L	L	Н	<b>₹</b>	Х	Х
Write protect	Х	Х	Х	Х	Х	Х	L

Notes

- 1. Mode selection settings for this table: H = Logic level HIGH; L = Logic level LOW;  $X = V_{IH}$  or  $V_{IL}$ .
- 2. WP# should be biased to CMOS LOW or HIGH for standby.

### **Asynchronous Enable/Standby**

When the device is not performing an operation, the CE# pin is typically driven HIGH and the device enters standby mode. The memory will enter standby if CE# goes HIGH while data is being transferred and the device is not busy. This helps reduce power consumption.

The CE# "Don't Care" operation enables the NAND Flash to reside on the same asynchronous memory bus as other Flash or SRAM devices. Other devices on the memory bus can then be accessed while the NAND Flash is busy with internal operations. This capability is important for designs that require multiple NAND Flash devices on the same bus.

A HIGH CLE signal indicates that a command cycle is taking place. A HIGH ALE signal signifies that an ADDRESS INPUT cycle is occurring.

### **Asynchronous Commands**


An asynchronous command is written from I/O[7:0] to the command register on the rising edge of WE# when CE# is LOW, ALE is LOW, CLE is HIGH, and RE# is HIGH.

Commands are typically ignored by die (LUNs) that are busy (RDY = 0); however, some commands, including READ STATUS (70h) and READ STATUS ENHANCED (78h), are accepted by die (LUNs) even when they are busy.

For devices with a x16 interface, I/O[15:8] must be written with zeros when a command is issued.



**Figure 9: Asynchronous Command Latch Cycle** 






#### **Asynchronous Addresses**

An asynchronous address is written from I/O[7:0] to the address register on the rising edge of WE# when CE# is LOW, ALE is HIGH, CLE is LOW, and RE# is HIGH.

Bits that are not part of the address space must be LOW (see Device and Array Organization). The number of cycles required for each command varies. Refer to the command descriptions to determine addressing requirements.

Addresses are typically ignored by die (LUNs) that are busy (RDY = 0); however, some addresses are accepted by die (LUNs) even when they are busy; for example, like address cycles that follow the READ STATUS ENHANCED (78h) command.

**Figure 10: Asynchronous Address Latch Cycle** 






#### **Asynchronous Data Input**

Data is written from I/O[7:0] to the cache register of the selected die (LUN) on the rising edge of WE# when CE# is LOW, ALE is LOW, CLE is LOW, and RE# is HIGH.

Data input is ignored by die (LUNs) that are not selected or are busy (RDY = 0). Data is written to the data register on the rising edge of WE# when CE#, CLE, and ALE are LOW, and the device is not busy.

Data is input on I/O[7:0] on x8 devices and on I/O[15:0] on x16 devices.

**Figure 11: Asynchronous Data Input Cycles** 





#### **Asynchronous Data Output**

Data can be output from a die (LUN) if it is in a READY state. Data output is supported following a READ operation from the NAND Flash array. Data is output from the cache register of the selected die (LUN) to I/O[7:0] on the falling edge of RE# when CE# is LOW, ALE is LOW, CLE is LOW, and WE# is HIGH.

If the host controller is using a  ${}^{t}RC$  of 30ns or greater, the host can latch the data on the rising edge of RE# (see the figure below for proper timing). If the host controller is using a  ${}^{t}RC$  of less than 30ns, the host can latch the data on the next falling edge of RE#.

Using the READ STATUS ENHANCED (78h) command prevents data contention following an interleaved die (multi-LUN) operation. After issuing the READ STATUS ENHANCED (78h) command, to enable data output, issue the READ MODE (00h) command.

Data output requests are typically ignored by a die (LUN) that is busy (RDY = 0); however, it is possible to output data from the status register even when a die (LUN) is busy by first issuing the READ STATUS or READ STATUS ENHANCED (78h) command.

**Figure 12: Asynchronous Data Output Cycles** 







Figure 13: Asynchronous Data Output Cycles (EDO Mode)



#### **Write Protect#**

The write protect# (WP#) signal enables or disables PROGRAM and ERASE operations to a target. When WP# is LOW, PROGRAM and ERASE operations are disabled. When WP# is HIGH, PROGRAM and ERASE operations are enabled. When WP# is LOW or toggled LOW during a READ operation, read will be performed as normal. It is recommended that the host drive WP# LOW during power-on until  $V_{\rm CC}$  is stable to prevent inadvertent PROGRAM and ERASE operations (see Device Initialization for additional details).

If WP# is toggled during PROGRAM or ERASE (while RB# is LOW), then the following will occur

- The PROGRAM or ERASE operation is aborted
- In asynchronous mode, toggling WP# LOW during a NAND PROGRAM or ERASE operation will act like a RESET (FFh) command. In synchronous mode, it will act like a SYNCHRONOUS RESET (FCh) command
- The data that was being programmed or erased (targeted page or block) is not valid anymore
- The status register will be set to 60h until a RESET, new operation, or new power up command is given

After a command sequence is complete and the target is ready, WP# can be transitioned. After WP# is transitioned, the host must wait <sup>t</sup>WW before issuing a new command.

The WP# signal is always an active input, even when CE# is HIGH. This signal should not be multiplexed with other signals.



#### Ready/Busy#

The ready/busy# (R/B#) signal provides a hardware method of indicating whether a target is ready or busy. A target is busy when one or more of its die (LUNs) are busy (RDY = 0). A target is ready when all of its die (LUNs) are ready (RDY = 1). Because each die (LUN) contains a status register, it is possible to determine the independent status of each die (LUN) by polling its status register instead of using the R/B# signal (see Status Operations for details regarding die (LUN) status).

This signal requires a pull-up resistor, Rp, for proper operation. R/B# is HIGH when the target is ready, and transitions LOW when the target is busy. The signal's open-drain driver enables multiple R/B# outputs to be OR-tied. Typically, R/B# is connected to an interrupt pin on the system controller.

The combination of Rp and capacitive loading of the R/B# circuit determines the rise time of the R/B# signal. The actual value used for Rp depends on the system timing requirements. Large values of Rp cause R/B# to be delayed significantly. Between the 10% and 90% points on the R/B# waveform, the rise time is approximately two time constants (TC).

$$T_C = R \times C$$

Where R = Rp (resistance of pull-up resistor), and C = total capacitive load.

The fall time of the R/B# signal is determined mainly by the output impedance of the R/B# signal and the total load capacitance. Approximate Rp values using a circuit load of 100pF are provided in Figure 19 (page 35).

The minimum value for Rp is determined by the output drive capability of the R/B# signal, the output voltage swing, and  $V_{\rm CC}$ .

$$Rp = \frac{V_{CC} (MAX) - V_{OL} (MAX)}{I_{OL} + \Sigma_{IL}}$$

Where  $\Sigma_{II}$  is the sum of the input currents of all devices tied to the R/B# pin.



Figure 14: READ/BUSY# Open Drain






Figure 15: <sup>t</sup>Fall and <sup>t</sup>Rise (3.3V V<sub>CC</sub>)



- Notes: 1. <sup>t</sup>Fall and <sup>t</sup>Rise calculated at 10% and 90% points.
  - 2. <sup>t</sup>Rise dependent on external capacitance and resistive loading and output transistor impedance.
  - 3. <sup>t</sup>Rise primarily dependent on external pull-up resistor and external capacitive loading.
  - 4. <sup>t</sup>Fall = 10ns at 3.3V.
  - 5. See TC values in Figure 19 (page 35) for approximate Rp value and TC.



Figure 16: <sup>t</sup>Fall and <sup>t</sup>Rise (1.8V V<sub>CC</sub>)



Notes: 1. <sup>t</sup>Fall and <sup>t</sup>Rise are calculated at 10% and 90% points.

- 2. <sup>t</sup>Rise is primarily dependent on external pull-up resistor and external capacitive loading.
- 3.  ${}^{t}Fall \approx 7 \text{ ns at } 1.8 \text{ V}.$
- 4. See TC values in Figure 19 (page 35) for TC and approximate Rp value.

Figure 17:  $I_{OL}$  vs. Rp ( $V_{CC}$  = 3.3V  $V_{CC}$ )






Figure 18:  $I_{OL}$  vs. Rp (1.8V  $V_{CC}$ )





Figure 19: TC vs. Rp






### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Device Initialization

#### **Device Initialization**

Micron NAND Flash devices are designed to prevent data corruption during power transitions.  $V_{CC}$  is internally monitored. (The WP# signal supports additional hardware protection during power transitions.) When ramping  $V_{CC}$ , use the following procedure to initialize the device:

- 1. Ramp V<sub>CC</sub>.
- 2. The host must wait for R/B# to be valid and HIGH before issuing RESET (FFh) to any target. The R/B# signal becomes valid when 50 $\mu$ s has elapsed since the beginning the  $V_{CC}$  ramp, and 10 $\mu$ s has elapsed since  $V_{CC}$  reaches  $V_{CC}$  (MIN).
- 3. If not monitoring R/B#, the host must wait at least 100 $\mu$ s after V<sub>CC</sub> reaches V<sub>CC</sub> (MIN). If monitoring R/B#, the host must wait until R/B# is HIGH.
- 4. The asynchronous interface is active by default for each target. Each LUN draws less than an average of 10mA ( $I_{\text{ST}}$ ) measured over intervals of 1ms until the RESET (FFh) command is issued.
- 5. The RESET (FFh) command must be the first command issued to all targets (CE#s) after the NAND Flash device is powered on. Each target will be busy for 1ms after a RESET command is issued. The RESET busy time can be monitored by polling R/B# or issuing the READ STATUS (70h) command to poll the status register.
- 6. The device is now initialized and ready for normal operation.

Figure 20: R/B# Power-On Behavior





# 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Power Cycle Requirements

### **Power Cycle Requirements**

Upon power-down the NAND device requires a maximum voltage and minimum time that the host must hold  $V_{CC}$  and  $V_{CCO}$  below the voltage prior to power-on.

**Table 12: Power Cycle Requirements** 

Parameter	Value	Unit
Maximum V <sub>CC</sub> /V <sub>CCQ</sub>	100	mV
Minimum time below maximum voltage	100	ns



# 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Command Definitions

### **Command Definitions**

**Table 13: Command Set** 

		Number of Valid	Data		Valid While	Valid While	
Command	Command Cycle #1	Address Cycles	Input Cycles	Command Cycle #2	Selected LUN is Busy <sup>1</sup>	Other LUNs are Busy <sup>2</sup>	Notes
Reset Operations							
RESET	FFh	0	_	_	Yes	Yes	
<b>Identification Operatio</b>	n		•	'			•
READ ID	90h	1	_	_	No	No	
READ PARAMETER PAGE	ECh	1	_	-	No	No	
READ UNIQUE ID	EDh	1	_	-	No	No	
<b>Feature Operations</b>			•	'			•
GET FEATURES	EEh	1	_	_	No	No	
SET FEATURES	EFh	1	4	_	No	No	
Status Operations							
READ STATUS	70h	0	_	_	Yes		
READ STATUS EN- HANCED	78h	3	_	_	Yes	Yes	
Column Address Opera	tions		•	'			•
RANDOM DATA READ	05h	2	_	E0h	No	Yes	
RANDOM DATA INPUT	85h	2	Optional	_	No	Yes	
PROGRAM FOR INTERNAL DATA MOVE	85h	5	Optional	_	No	Yes	3
READ OPERATIONS			•	'			•
READ MODE	00h	0	_	_	No	Yes	
READ PAGE	00h	5	_	30h	No	Yes	
READ PAGE CACHE SE- QUENTIAL	31h	0	_	_	No	Yes	4
READ PAGE CACHE RANDOM	00h	5	_	31h	No	Yes	4
READ PAGE CACHE LAST	3Fh	0	_	-	No	Yes	4
<b>Program Operations</b>			•	'			•
PROGRAM PAGE	80h	5	Yes	10h	No	Yes	
PROGRAM PAGE CACHE	80h	5	Yes	15h	No	Yes	5
Erase Operations							
ERASE BLOCK	60h	3	_	D0h	No	Yes	
Internal Data Move Ope	erations						
READ FOR INTERNAL DATA MOVE	00h	5	_	35h	No	Yes	3



#### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP **Command Definitions**

**Table 13: Command Set (Continued)** 

Command	Command Cycle #1	Number of Valid Address Cycles	Data Input Cycles	Command Cycle #2	Valid While Selected LUN is Busy <sup>1</sup>	Valid While Other LUNs are Busy <sup>2</sup>	Notes						
PROGRAM FOR INTER- NAL DATA MOVE	85h	5	Optional	10h	No	Yes							
<b>Block Lock Operations</b>	Block Lock Operations												
BLOCK UNLOCK LOW	23h	3	_	_	No	Yes							
BLOCK UNLOCK HIGH	24h	3	_	_	No	Yes							
BLOCK LOCK	2Ah	-	_	_	No	Yes							
BLOCK LOCK-TIGHT	2Ch	-	_	_	No	Yes							
BLOCK LOCK READ STATUS	7Ah	3	_	-	No	Yes							
One-Time Programmab	le (OTP) Ope	rations		•									
OTP DATA LOCK BY BLOCK (ONFI)	80h	5	No	10h	No	No	6						
OTP DATA PROGRAM (ONFI)	80h	5	Yes	10h	No	No	6						
OTP DATA READ (ONFI)	00h	5	No	30h	No	No	6						

- Notes: 1. Busy means RDY = 0.
  - 2. These commands can be used for interleaved die (multi-LUN) operations (see Interleaved Die Multi-LUN Operations).
  - 3. Do not cross plane address boundaries when using READ for INTERNAL DATA MOVE and PROGRAM for INTERNAL DATA MOVE.
  - 4. Issuing a READ PAGE CACHE series (31h, 00h-31h, 00h-32h, 3Fh) command when the array is busy (RDY = 1, ARDY = 0) is supported if the previous command was a READ PAGE (00h-30h) or READ PAGE CACHE series command; otherwise, it is prohibited.
  - 5. Issuing a PROGRAM PAGE CACHE (80h-15h) command when the array is busy (RDY = 1, ARDY = 0) is supported if the previous command was a PROGRAM PAGE CACHE (80h-15h) command; otherwise, it is prohibited.
  - 6. OTP commands can be entered only after issuing the SET FEATURES command with the feature address.

**Table 14: Two-Plane Command Set** 

Command	Com- mand Cycle #1	Number of Valid Address Cycles	Com- mand Cycle #2	Number of Valid Address Cycles	Com- mand Cycle #3	Valid While Selected LUN is Busy	Valid While Other LUNs are Busy	Notes
READ PAGE TWO- PLANE	00h	5	00h	5	30h	No	Yes	
READ FOR TWO- PLANE INTERNAL DATA MOVE	00h	5	00h	5	35h	No	Yes	1



#### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP **Command Definitions**

**Table 14: Two-Plane Command Set (Continued)** 

Command	Com- mand Cycle #1	Number of Valid Address Cycles	Com- mand Cycle #2	Number of Valid Address Cycles	Com- mand Cycle #3	Valid While Selected LUN is Busy	Valid While Other LUNs are Busy	Notes
RANDOM DATA READ TWO-PLANE	06h	5	E0h	_	_	No	Yes	2
PROGRAM PAGE TWO-PLANE	80h	5	11h-80h	5	10h	No	Yes	
PROGRAM PAGE CACHE MODE TWO- PLANE	80h	5	11h-80h	5	15h	No	Yes	
PROGRAM FOR TWO-PLANE INTER- NAL DATA MOVE	85h	5	11h-85h	5	10h	No	Yes	1
BLOCK ERASE TWO- PLANE	60h	3	D1h-60h	3	D0h	No	Yes	3

- Notes: 1. Do not cross plane boundaries when using READ FOR INTERNAL DATA MOVE TWO-PLANE or PROGRAM FOR TWO-PLANE INTERNAL DATA MOVE.
  - 2. The RANDOM DATA READ TWO-PLANE command is limited to use with the PAGE READ TWO-PLANE command.
  - 3. D1h command can be omitted.



### **Reset Operations**

#### **RESET (FFh)**


The RESET command is used to put the memory device into a known condition and to abort the command sequence in progress.

READ, PROGRAM, and ERASE commands can be aborted while the device is in the busy state. The contents of the memory location being programmed or the block being erased are no longer valid. The data may be partially erased or programmed, and is invalid. The command register is cleared and is ready for the next command. The data register and cache register contents are marked invalid.

The status register contains the value E0h when WP# is HIGH; otherwise it is written with a 60h value. R/B# goes LOW for <sup>t</sup>RST after the RESET command is written to the command register.

The RESET command must be issued to all CE#s as the first command after power-on. The device will be busy for a maximum of 1ms.

Figure 21: RESET (FFh) Operation





# 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Identification Operations

### **Identification Operations**

#### READ ID (90h)


The READ ID (90h) command is used to read identifier codes programmed into the target. This command is accepted by the target only when all die (LUNs) on the target are idle.

Writing 90h to the command register puts the target in read ID mode. The target stays in this mode until another valid command is issued.

When the 90h command is followed by an 00h address cycle, the target returns a 5-byte identifier code that includes the manufacturer ID, device configuration, and part-specific information.


When the 90h command is followed by a 20h address cycle, the target returns the 4-byte ONFI identifier code.

#### Figure 22: READ ID (90h) with 00h Address Operation



Note: 1. See the READ ID Parameter tables for byte definitions.

Figure 23: READ ID (90h) with 20h Address Operation



Note: 1. See READ ID Parameter tables for byte definitions.



# 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP READ ID Parameter Tables

### **READ ID Parameter Tables**

**Table 15: READ ID Parameters for Address 00h** 

		Options	1/07	1/06	1/05	1/04	I/O3	1/02	I/O1	1/00	Value <sup>1</sup>
Byte 0 – Manufacturer	ID									-	
Manufacturer		Micron	0	0	1	0	1	1	0	0	2Ch
Byte 1 – Device ID											
MT29F4G08ABBEA		4Gb, x8, 1.8V	1	0	1	0	1	1	0	0	ACh
MT29F4G16ABBEA	4Gb, x16, 1.8V	1	0	1	1	1	1	0	0	BCh	
MT29F4G08ABAEA		4Gb, x8, 3.3V	1	1	0	1	1	1	0	0	DCh
MT29F4G16ABAEA		4Gb, x16, 3.3V	1	1	0	0	1	1	0	0	CCh
Byte 2										•	
Number of die per CE		1							0	0	00b
Cell type		SLC					0	0			00b
Number of simultaneously med pages	y program-	2			0	1					01b
Interleaved operations be multiple die	etween	Not supported		0							0b
Cache programming		Supported	1								1b
Byte value	MT29F4G	1	0	0	1	0	0	0	0	90h	
Byte 3			_								<b>'</b>
Page size		4KB							1	0	10b
Spare area size (bytes)		224B						1			1b
Block size (w/o spare)		256KB			1	0					10b
Organization		x8		0							0b
		x16		1							
Serial access (MIN)	1.8V	30ns	0				0				0xxx0b
	3.3V	20ns	1				0				1xxx0b
Byte value		MT29F4G08ABBEA	0	0	1	0	0	1	1	0	26h
		MT29F4G16ABBEA	0	1	1	0	0	1	1	0	66h
		MT29F4G08ABAEA	1	0	1	0	0	1	1	0	A6h
		MT29F4G16ABAEA	1	1	1	0	0	1	1	0	E6h
Byte 4											
Reserved									0	0	00b
Planes per CE#		2					0	1			01b
Plane size		2Gb		1	0	1					101b
Reserved			0								0b
Byte value		MT29F4G	0	0	0	1	0	1	0	0	54h

Note: 1. b = binary; h = hexadecimal.



# 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP READ ID Parameter Tables

**Table 16: READ ID Parameters for Address 20h** 

Byte	Options	1/07	1/06	1/05	1/04	1/03	1/02	I/01	1/00	Value	Notes
0	"O"	0	1	0	0	1	1	1	1	4Fh	1
1	"N"	0	1	0	0	1	1	1	0	4Eh	
2	"F"	0	1	0	0	0	1	1	0	46h	
3	"]"	0	1	0	0	1	0	0	1	49h	
4	Undefined	Х	Х	Х	Х	Х	Х	Х	Х	XXh	

Note: 1. h = hexadecimal.



# 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP READ PARAMETER PAGE (ECh)

### **READ PARAMETER PAGE (ECh)**


The READ PARAMETER PAGE (ECh) command is used to read the ONFI parameter page programmed into the target. This command is accepted by the target only when all die (LUNs) on the target are idle.

Writing ECh to the command register puts the target in read parameter page mode. The target stays in this mode until another valid command is issued.

When the ECh command is followed by an 00h address cycle, the target goes busy for <sup>t</sup>R. If the READ STATUS (70h) command is used to monitor for command completion, the READ MODE (00h) command must be used to re-enable data output mode. Use of the READ STATUS ENHANCED (78h) command is prohibited while the target is busy and during data output.

A minimum of three copies of the parameter page are stored in the device. Each parameter page is 256 bytes. If desired, the RANDOM DATA READ (05h-E0h) command can be used to change the location of data output.

Figure 24: READ PARAMETER (ECh) Operation





# 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Parameter Page Data Structure Tables

### **Parameter Page Data Structure Tables**

#### **Table 17: Parameter Page Data Structure**

Byte	Description		Value
0–3	Parameter page signature		4Fh, 4Eh, 46h, 49h
4–5	Revision number		02h, 00h
6–7	Features supported	MT29F4G08ABBEA3W	18h, 00h
		MT29F4G16ABBEA3W	19h, 00h
		MT29F4G08ABAEA3W	18h, 00h
		MT29F4G16ABAEA3W	19h, 00h
		MT29F4G08ABBEAH4	18h, 00h
		MT29F4G16ABBEAH4	19h, 00h
		MT29F4G08ABAEAWP	18h, 00h
		MT29F4G16ABAEAWP	19h, 00h
		MT29F4G08ABAEAH4	18h, 00h
		MT29F4G16ABAEAH4	19h, 00h
8–9	Optional commands supported		3Fh, 00h
10–31	Reserved		00h
32–43	Device manufacturer		4Dh, 49h, 43h, 52h, 4Fh, 4Eh, 20h, 20h, 20h, 20h, 20h
44–63	Device model	MT29F4G08ABBEA3W	4Dh, 54h, 32h, 39h, 46h, 34h, 47h, 30h, 38h, 41h, 42h, 42h, 45h, 41h, 33h, 57h, 20h, 20h, 20h
		MT29F4G16ABBEA3W	4Dh, 54h, 32h, 39h, 46h, 34h, 47h, 31h, 36h, 41h, 42h, 42h, 45h, 41h, 33h, 57h, 20h, 20h, 20h
		MT29F4G08ABAEA3W	4Dh, 54h, 32h, 39h, 46h, 34h, 47h, 30h, 38h, 41h, 42h, 41h, 45h, 41h, 33h, 57h, 20h, 20h, 20h
		MT29F4G16ABAEA3W	4Dh, 54h, 32h, 39h, 46h, 34h, 47h, 31h, 36h, 41h, 42h, 41h, 45h, 41h, 33h, 57h, 20h, 20h, 20h
		MT29F4G08ABBEAH4	4Dh, 54h, 32h, 39h, 46h, 34h, 47h, 30h, 38h, 41h, 42h, 42h, 45h, 41h, 48h, 34h, 20h, 20h, 20h
		MT29F4G16ABBEAH4	4Dh, 54h, 32h, 39h, 46h, 34h, 47h, 31h, 36h, 41h, 42h, 42h, 45h, 41h, 48h, 34h, 20h, 20h, 20h
		MT29F4G08ABAEAWP	4Dh, 54h, 32h, 39h, 46h, 34h, 47h, 30h, 38h, 41h, 42h, 41h, 45h, 41h, 57h, 50h, 20h, 20h, 20h
		MT29F4G16ABAEAWP	4Dh, 54h, 32h, 39h, 46h, 34h, 47h, 31h, 36h, 41h, 42h, 41h, 45h, 41h, 57h, 50h, 20h, 20h, 20h, 20 h
		MT29F4G08ABAEAH4	4Dh, 54h, 32h, 39h, 46h, 34h, 47h, 30h, 38h, 41h, 42h, 41h, 45h, 41h, 48h, 34h, 20h, 20h, 20h
		MT29F4G16ABAEAH4	4Dh, 54h, 32h, 39h, 46h, 34h, 47h, 31h, 36h, 41h, 42h, 41h, 45h, 41h, 48h, 34h, 20h, 20h, 20h
64	Manufacturer ID	1	2Ch
65–66	Date code		00h, 00h



# 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Parameter Page Data Structure Tables

#### **Table 17: Parameter Page Data Structure (Continued)**

Byte	Description		Value					
67–79	Reserved		00h, 00h, 00h, 00h, 00h, 00h, 00h, 00h,					
			00h, 00h					
80–83	Number of data bytes per pa		00h, 10h, 00h, 00h					
84–85	Number of spare bytes per p		E0h, 00h					
86–89	Number of data bytes per partial page		00h, 04h, 00h, 00h					
90–91	Number of spare bytes per p	artial page	38h, 00h					
92–95	Number of pages per block		40h, 00h, 00h, 00h					
96–99	Number of blocks per unit		00h, 08h, 00h, 00h					
100	Number of logical units		01h					
101	Number of address cycles		23h					
102	Number of bits per cell		01h					
103–104	Bad blocks maximum per unit		28h, 00h					
105–106	Block Endurance		06h, 04h					
107	Guaranteed valid blocks at beginning of target		01h					
108–109	Block endurance for guaranteed valid blocks		00h, 00h					
110	Number of programs per page	ge	04h					
111	Partial programming attribu	tes	00h					
112	Number of bits ECC bits		08h					
113	Number of interleaved addre	ess bits	01h					
114	Interleaved operation attrib	utes	0Eh					
115–127	Reserved		00h					
128	I/O pin capacitance		0Ah					
129–130	Timing mode support	MT29F4G08ABBEA3W	0Fh, 00h					
		MT29F4G16ABBEA3W	0Fh, 00h					
		MT29F4G08ABAEA3W	3Fh, 00h					
		MT29F4G16ABAEA3W	3Fh, 00h					
		MT29F4G08ABBEAH4	0Fh, 00h					
		MT29F4G16ABBEAH4	0Fh, 00h					
		MT29F4G08ABAEAWP	3Fh, 00h					
		MT29F4G16ABAEAWP	3Fh, 00h					
		MT29F4G08ABAEAH4	3Fh, 00h					
		MT29F4G16ABAEAH4	3Fh, 00h					



# 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Parameter Page Data Structure Tables

#### **Table 17: Parameter Page Data Structure (Continued)**

Byte	Description		Value				
131–132	Program cache timing	MT29F4G08ABBEA3W	0Fh, 00h				
	mode support	MT29F4G16ABBEA3W	0Fh, 00h				
		MT29F4G08ABAEA3W	3Fh, 00h				
		MT29F4G16ABAEA3W	3Fh, 00h				
		MT29F4G08ABBEAH4	0Fh, 00h				
		MT29F4G16ABBEAH4	0Fh, 00h				
		MT29F4G08ABAEAWP	3Fh, 00h				
		MT29F4G16ABAEAWP	3Fh, 00h				
		MT29F4G08ABAEAH4	3Fh, 00h				
		MT29F4G16ABAEAH4	3Fh, 00h				
133–134	<sup>t</sup> PROG Maximum page program time		58h, 02h				
135–136	<sup>t</sup> BERS Maximum block erase	time	10h, 27h				
137–138	<sup>t</sup> R Maximum page read time		19h, 00h				
139–140	<sup>t</sup> CCS Minimum		64h, 00h				
141–163	Reserved		00h				
164–165	Vendor-specific revision num	nber	01h, 00h				
166–253	Vendor-specific		01h, 00h, 00h, 02h, 04h, 80h, 01h, 81h, 04h, 01h, 02h, 01h, 0Ah, 00h, 00h, 00h, 00h, 00h, 00h, 00				
254–255	Integrity CRC		Set at test				
256–511	Value of bytes 0–255						
512–767	Value of bytes 0–255						
768+	Additional redundant paran	neter pages					



# 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP READ UNIQUE ID (EDh)

### **READ UNIQUE ID (EDh)**

The READ UNIQUE ID (EDh) command is used to read a unique identifier programmed into the target. This command is accepted by the target only when all die (LUNs) on the target are idle.

Writing EDh to the command register puts the target in read unique ID mode. The target stays in this mode until another valid command is issued.


When the EDh command is followed by an 00h address cycle, the target goes busy for <sup>t</sup>R. If the READ STATUS (70h) command is used to monitor for command completion, the READ MODE (00h) command must be used to re-enable data output mode.

After <sup>t</sup>R completes, the host enables data output mode to read the unique ID. When the asynchronous interface is active, one data byte is output per RE# toggle.

Sixteen copies of the unique ID data are stored in the device. Each copy is 32 bytes. The first 16 bytes of a 32-byte copy are unique data, and the second 16 bytes are the complement of the first 16 bytes. The host should XOR the first 16 bytes with the second 16 bytes. If the result is 16 bytes of FFh, then that copy of the unique ID data is correct. In the event that a non-FFh result is returned, the host can repeat the XOR operation on a subsequent copy of the unique ID data. If desired, the RANDOM DATA READ (05h-E0h) command can be used to change the data output location.

The upper eight I/Os on a x16 device are not used and are a "Don't Care" for x16 devices.

Figure 25: READ UNIQUE ID (EDh) Operation





### **Feature Operations**

The SET FEATURES (EFh) and GET FEATURES (EEh) commands are used to modify the target's default power-on behavior. These commands use a one-byte feature address to determine which subfeature parameters will be read or modified. Each feature address (in the 00h to FFh range) is defined in below. The SET FEATURES (EFh) command writes subfeature parameters (P1–P4) to the specified feature address. The GET FEATURES command reads the subfeature parameters (P1–P4) at the specified feature address.

**Table 18: Feature Address Definitions** 

Feature Address	Definition
00h	Reserved
01h	Timing mode
02h–7Fh	Reserved
80h	Programmable output drive strength
81h	Programmable RB# pull-down strength
82h–FFh	Reserved
90h	Array operation mode

**Table 19: Feature Address 90h - Array Operation Mode** 

Subfeature Parameter	Options	1/07	1/06	1/05	1/04	1/03	1/02	I/O1	1/00	Value	Notes
P1	Орионо	.,02			., 0 .						
Operation	Normal			R	eserved (	0)			0	00h	1
mode option	OTP operation			1	01h						
	OTP protection			1	03h						
			Reserved (0)								
					Reserv	red (0)				00h	
P2											
Reserved					Reserv	red (0)				00h	
Р3											
Reserved			Reserved (0)								
P4	•	•									
Reserved					Reserv	/ed (0)				00h	

Note: 1. These bits are reset to 00h on power cycle.



#### **SET FEATURES (EFh)**

The SET FEATURES (EFh) command writes the subfeature parameters (P1–P4) to the specified feature address to enable or disable target-specific features. This command is accepted by the target only when all die (LUNs) on the target are idle.


Writing EFh to the command register puts the target in the set features mode. The target stays in this mode until another command is issued.

The EFh command is followed by a valid feature address. The host waits for <sup>t</sup>ADL before the subfeature parameters are input. When the asynchronous interface is active, one subfeature parameter is latched per rising edge of WE#.

After all four subfeature parameters are input, the target goes busy for <sup>t</sup>FEAT. The READ STATUS (70h) command can be used to monitor for command completion.

Feature address 01h (timing mode) operation is unique. If SET FEATURES is used to modify the interface type, the target will be busy for <sup>t</sup>ITC.

Figure 26: SET FEATURES (EFh) Operation



#### **GET FEATURES (EEh)**


The GET FEATURES (EEh) command reads the subfeature parameters (P1–P4) from the specified feature address. This command is accepted by the target only when all die (LUNs) on the target are idle.

Writing EEh to the command register puts the target in get features mode. The target stays in this mode until another valid command is issued.

When the EEh command is followed by a feature address, the target goes busy for <sup>t</sup>FEAT. If the READ STATUS (70h) command is used to monitor for command completion, the READ MODE (00h) command must be used to re-enable data output mode. During and prior to data output, use of the READ STATUS ENHANCED (78h) command is prohibited prior to and during data output.

After <sup>t</sup>FEAT completes, the host enables data output mode to read the subfeature parameters.

Figure 27: GET FEATURES (EEh) Operation





**Table 20: Feature Addresses 01h: Timing Mode** 

Subfeature Parameter	Options	1/07	1/06	1/05	1/04	1/03	1/02	I/O1	1/00	Value	Notes
P1	-   -										
Timing mode	Mode 0 (default)		Re	eserved (	0)	0	0	0	00h	1, 2	
	Mode 1		Re	eserved (	0)	0	0	1	01h	2	
	Mode 2		Re	eserved (	0)		0	1	0	02h	2, 4
	Mode 3	Reserved (0)						1	1	03h	2
	Mode 4		Re	eserved (	0)		1	0	0	04h	3
	Mode 5		Re	eserved (	0)		1	0	1	05h	3
P2											
		Reserved (0)								00h	
Р3											
		Reserved (0)								00h	
P4	'									•	
		Reserved (0)								00h	

- Notes: 1. The timing mode feature address is used to change the default timing mode. The timing mode should be selected to indicate the maximum speed at which the device will receive commands, addresses, and data cycles. The five supported settings for the timing mode are shown. The default timing mode is mode 0. The device returns to mode 0 when the device is power cycled. Supported timing modes are reported in the parameter page.
  - 2. Supported for both 1.8V and 3.3V.
  - 3. Supported for 3.3V only.
  - 4. Supported for 1.8V only. <sup>t</sup>WHR, <sup>t</sup>REA, <sup>t</sup>CEA, and <sup>t</sup>RHZ per timing mode 2. (See AC Characteristics: Normal Operation (1.8V) table for details.)



Table 21: Feature Addresses 80h: Programmable I/O Drive Strength

Subfeature Parameter	Options	1/07	1/06	1/05	1/04	1/03	1/02	I/O1	1/00	Value	Notes
P1											
I/O drive strength	Full (default)			Reserv	/ed (0)	0	0	00h	1		
	Three-quarters			Reserv	0	1	01h				
	One-half			Reserv	1	0	02h				
	One-quarter Reserved (0)							1	1	03h	
P2											
		Reserved (0)								00h	
Р3											
		Reserved (0)								00h	
P4										•	
		Reserved (0)								00h	

Note: 1. The programmable drive strength feature address is used to change the default I/O drive strength. Drive strength should be selected based on expected loading of the memory bus. This table shows the four supported output drive strength settings. The default drive strength is full strength. The device returns to the default drive strength mode when the device is power cycled. AC timing parameters may need to be relaxed if I/O drive strength is not set to full.

Table 22: Feature Addresses 81h: Programmable R/B# Pull-Down Strength

Subfeature									waa		
Parameter	Options	1/07	1/06	1/05	1/04	1/03	1/02	I/O1	1/00	Value	Notes
P1											
R/B# pull-down	Full (default)							0	0	00h	1
strength	Three-quarters							0	1	01h	
	One-half							1	0	02h	
	One-quarter							1	1	03h	
P2											
	Reserved (0)						00h				
Р3											
		Reserved (0)					00h				
P4	P4										
		Reserved (0)						00h			

Note: 1. This feature address is used to change the default R/B# pull-down strength. Its strength should be selected based on the expected loading of R/B#. Full strength is the default, power-on value.



### **Status Operations**

Each die (LUN) provides its status independently of other die (LUNs) on the same target through its 8-bit status register.

After the READ STATUS (70h) or READ STATUS ENHANCED (78h) command is issued, status register output is enabled. The contents of the status register are returned on I/O[7:0] for each data output request.

When the asynchronous interface is active and status register output is enabled, changes in the status register are seen on I/O[7:0] as long as CE# and RE# are LOW; it is not necessary to toggle RE# to see the status register update.

While monitoring the status register to determine when a data transfer from the Flash array to the data register (<sup>t</sup>R) is complete, the host must issue the READ MODE (00h) command to disable the status register and enable data output (see Read Operations).

The READ STATUS (70h) command returns the status of the most recently selected die (LUN). To prevent data contention during or following an interleaved die (multi-LUN) operation, the host must enable only one die (LUN) for status output by using the READ STATUS ENHANCED (78h) command (see Interleaved Die (Multi-LUN) Operations).

**Table 23: Status Register Definition** 

SR Bit	Program Page	Program Page Cache Mode	Page Read	Page Read Cache Mode	Block Erase	Description
7	Write protect	Write protect	Write protect	Write protect	Write protect	0 = Protected 1 = Not protected
6	RDY	RDY cache <sup>1</sup>	RDY	RDY cache <sup>1</sup>	RDY	0 = Busy 1 = Ready
5	ARDY	ARDY <sup>2</sup>	ARDY	ARDY <sup>2</sup>	ARDY	0 = Busy 1 = Ready
4	_	_	_	_	_	Reserved (0)
3	_	_	_	-	_	Reserved (0)
2	_	_	_	-	_	Reserved (0)
1	FAILC (N-1)	FAILC (N-1)	-	-	_	0 = Pass 1 = Fail
0	FAIL	FAIL (N)	<u>-</u>	-	FAIL	0 = Pass 1 = Fail

Notes

- 1. Status register bit 6 is 1 when the cache is ready to accept new data. R/B# follows bit 6.
- 2. Status register bit 5 is 0 during the actual programming operation. If cache mode is used, this bit will be 1 when all internal operations are complete.
- 3. A status register bit 0 reports a 1 if a TWO-PLANE PROGRAM PAGE or TWO-PLANE BLOCK ERASE operation fails on one or both planes. A status register bit 1 reports a 1 if a TWO-PLANE PROGRAM PAGE CACHE MODE operation fails on one or both planes. Use READ STATUS ENHANCED (78h) to determine the plane to which the operation failed.




#### **READ STATUS (70h)**

The READ STATUS (70h) command returns the status of the last-selected die (LUN) on a target. This command is accepted by the last-selected die (LUN) even when it is busy (RDY = 0).

If there is only one die (LUN) per target, the READ STATUS (70h) command can be used to return status following any NAND command.

In devices that have more than one die (LUN) per target, during and following interleaved die (multi-LUN) operations, the READ STATUS ENHANCED (78h) command must be used to select the die (LUN) that should report status. In this situation, using the READ STATUS (70h) command will result in bus contention, as two or more die (LUNs) could respond until the next operation is issued. The READ STATUS (70h) command can be used following all single die (LUN) operations.

Figure 28: READ STATUS (70h) Operation



#### **READ STATUS ENHANCED (78h)**

The READ STATUS ENHANCED (78h) command returns the status of the addressed die (LUN) on a target even when it is busy (RDY = 0). This command is accepted by all die (LUNs), even when they are BUSY (RDY = 0).

Writing 78h to the command register, followed by three row address cycles containing the page, block, and LUN addresses, puts the selected die (LUN) into read status mode. The selected die (LUN) stays in this mode until another valid command is issued. Die (LUNs) that are not addressed are deselected to avoid bus contention.


The selected LUN's status is returned when the host requests data output. The RDY and ARDY bits of the status register are shared for all planes on the selected die (LUN). The FAILC and FAIL bits are specific to the plane specified in the row address.

The READ STATUS ENHANCED (78h) command also enables the selected die (LUN) for data output. To begin data output following a READ-series operation after the selected die (LUN) is ready (RDY = 1), issue the READ MODE (00h) command, then begin data output. If the host needs to change the cache register that will output data, use the RANDOM DATA READ TWO-PLANE (06h-E0h) command after the die (LUN) is ready.

Use of the READ STATUS ENHANCED (78h) command is prohibited during the power-on RESET (FFh) command and when OTP mode is enabled. It is also prohibited following some of the other reset, identification, and configuration operations. See individual operations for specific details.



Figure 29: READ STATUS ENHANCED (78h) Operation





### **Column Address Operations**

The column address operations affect how data is input to and output from the cache registers within the selected die (LUNs). These features provide host flexibility for managing data, especially when the host internal buffer is smaller than the number of data bytes or words in the cache register.

When the asynchronous interface is active, column address operations can address any byte in the selected cache register.


### **RANDOM DATA READ (05h-E0h)**

The RANDOM DATA READ (05h-E0h) command changes the column address of the selected cache register and enables data output from the last selected die (LUN). This command is accepted by the selected die (LUN) when it is ready (RDY = 1; ARDY = 1). It is also accepted by the selected die (LUN) during CACHE READ operations (RDY = 1; ARDY = 0).

Writing 05h to the command register, followed by two column address cycles containing the column address, followed by the E0h command, puts the selected die (LUN) into data output mode. After the E0h command cycle is issued, the host must wait at least WHR before requesting data output. The selected die (LUN) stays in data output mode until another valid command is issued.

In devices with more than one die (LUN) per target, during and following interleaved die (multi-LUN) operations, the READ STATUS ENHANCED (78h) command must be issued prior to issuing the RANDOM DATA READ (05h-E0h). In this situation, using the RANDOM DATA READ (05h-E0h) command without the READ STATUS ENHANCED (78h) command will result in bus contention because two or more die (LUNs) could output data.

Figure 30: RANDOM DATA READ (05h-E0h) Operation





#### **RANDOM DATA READ TWO-PLANE (06h-E0h)**

The RANDOM DATA READ TWO-PLANE (06h-E0h) command enables data output on the addressed die's (LUN's) cache register at the specified column address. This command is accepted by a die (LUN) when it is ready (RDY = 1; ARDY = 1).

Writing 06h to the command register, followed by two column address cycles and three row address cycles, followed by E0h, enables data output mode on the address LUN's cache register at the specified column address. After the E0h command cycle is issued, the host must wait at least tWHR before requesting data output. The selected die (LUN) stays in data output mode until another valid command is issued.

Following a two-plane read page operation, the RANDOM DATA READ TWO-PLANE (06h-E0h) command is used to select the cache register to be enabled for data output. After data output is complete on the selected plane, the command can be issued again to begin data output on another plane.

In devices with more than one die (LUN) per target, after all of the die (LUNs) on the target are ready (RDY = 1), the RANDOM DATA READ TWO-PLANE (06h-E0h) command can be used following an interleaved die (multi-LUN) read operation. Die (LUNs) that are not addressed are deselected to avoid bus contention.

In devices with more than one die (LUN) per target, during interleaved die (multi-LUN) operations where more than one or more die (LUNs) are busy (RDY = 1; ARDY = 0 or RDY = 0; ARDY = 0), the READ STATUS ENHANCED (78h) command must be issued to the die (LUN) to be selected prior to issuing the RANDOM DATA READ TWO-PLANE (06h-E0h). In this situation, using the RANDOM DATA READ TWO-PLANE (06h-E0h) command without the READ STATUS ENHANCED (78h) command will result in bus contention, as two or more die (LUNs) could output data.

If there is a need to update the column address without selecting a new cache register or LUN, the RANDOM DATA READ (05h-E0h) command can be used instead.

Figure 31: RANDOM DATA READ TWO-PLANE (06h-E0h) Operation





#### **RANDOM DATA INPUT (85h)**


The RANDOM DATA INPUT (85h) command changes the column address of the selected cache register and enables data input on the last-selected die (LUN). This command is accepted by the selected die (LUN) when it is ready (RDY = 1; ARDY = 1). It is also accepted by the selected die (LUN) during cache program operations (RDY = 1; ARDY = 0).

Writing 85h to the command register, followed by two column address cycles containing the column address, puts the selected die (LUN) into data input mode. After the second address cycle is issued, the host must wait at least <sup>t</sup>ADL before inputting data. The selected die (LUN) stays in data input mode until another valid command is issued. Though data input mode is enabled, data input from the host is optional. Data input begins at the column address specified.

The RANDOM DATA INPUT (85h) command is allowed after the required address cycles are specified, but prior to the final command cycle (10h, 11h, 15h) of the following commands while data input is permitted: PROGRAM PAGE (80h-10h), PROGRAM PAGE CACHE (80h-15h), PROGRAM FOR INTERNAL DATA MOVE (85h-10h), and PROGRAM FOR TWO-PLANE INTERNAL DATA MOVE (85h-11h).

In devices that have more than one die (LUN) per target, the RANDOM DATA INPUT (85h) command can be used with other commands that support interleaved die (multi-LUN) operations.

Figure 32: RANDOM DATA INPUT (85h) Operation





### **PROGRAM FOR INTERNAL DATA INPUT (85h)**

The PROGRAM FOR INTERNAL DATA INPUT (85h) command changes the row address (block and page) where the cache register contents will be programmed in the NAND Flash array. It also changes the column address of the selected cache register and enables data input on the specified die (LUN). This command is accepted by the selected die (LUN) when it is ready (RDY = 1; ARDY = 1). It is also accepted by the selected die (LUN) during cache programming operations (RDY = 1; ARDY = 0).

Write 85h to the command register. Then write two column address cycles and three row address cycles. This updates the page and block destination of the selected device for the addressed LUN and puts the cache register into data input mode. After the fifth address cycle is issued the host must wait at least <sup>t</sup>ADL before inputting data. The selected LUN stays in data input mode until another valid command is issued. Though data input mode is enabled, data input from the host is optional. Data input begins at the column address specified.

The PROGRAM FOR INTERNAL DATA INPUT (85h) command is allowed after the required address cycles are specified, but prior to the final command cycle (10h, 11h, 15h) of the following commands while data input is permitted: PROGRAM PAGE (80h-10h), PROGRAM PAGE TWO-PLANE (80h-11h), PROGRAM PAGE CACHE (80h-15h), PROGRAM FOR INTERNAL DATA MOVE (85h-10h), and PROGRAM FOR TWO-PLANE INTERNAL DATA MOVE (85h-11h). When used with these commands, the LUN address and plane select bits are required to be identical to the LUN address and plane select bits originally specified.

The PROGRAM FOR INTERNAL DATA INPUT (85h) command enables the host to modify the original page and block address for the data in the cache register to a new page and block address.

In devices that have more than one die (LUN) per target, the PROGRAM FOR INTERNAL DATA INPUT (85h) command can be used with other commands that support interleaved die (multi-LUN) operations.

The PROGRAM FOR INTERNAL DATA INPUT (85h) command can be used with the RANDOM DATA READ (05h-E0h) or RANDOM DATA READ TWO-PLANE (06h-E0h) commands to read and modify cache register contents in small sections prior to programming cache register contents to the NAND Flash array. This capability can reduce the amount of buffer memory used in the host controller.

The RANDOM DATA INPUT (85h) command can be used during the PROGRAM FOR INTERNAL DATA MOVE command sequence to modify one or more bytes of the original data. First, data is copied into the cache register using the 00h-35h command sequence, then the RANDOM DATA INPUT (85h) command is written along with the address of the data to be modified next. New data is input on the external data pins. This copies the new data into the cache register.



Figure 33: PROGRAM FOR INTERNAL DATA INPUT (85h) Operation





### **Read Operations**

The READ PAGE (00h-30h) command, when issued by itself, reads one page from the NAND Flash array to its cache register and enables data output for that cache register.

During data output the following commands can be used to read and modify the data in the cache registers: RANDOM DATA READ (05h-E0h) and RANDOM DATA INPUT (85h).

#### **Read Cache Operations**

To increase data throughput, the READ PAGE CACHE series (31h, 00h-31h) commands can be used to output data from the cache register while concurrently copying a page from the NAND Flash array to the data register.

To begin a read page cache sequence, begin by reading a page from the NAND Flash array to its corresponding cache register using the READ PAGE (00h-30h) command. R/B# goes LOW during  ${}^{t}R$  and the selected die (LUN) is busy (RDY = 0, ARDY = 0). After  ${}^{t}R$  (R/B# is HIGH and RDY = 1, ARDY = 1), issue either of these commands:

- READ PAGE CACHE SEQUENTIAL (31h) copies the next sequential page from the NAND Flash array to the data register
- READ PAGE CACHE RANDOM (00h-31h) copies the page specified in this command from the NAND Flash array to its corresponding data register

After the READ PAGE CACHE series (31h, 00h-31h) command has been issued, R/B# goes LOW on the target, and RDY = 0 and ARDY = 0 on the die (LUN) for  $^{t}$ RCBSY while the next page begins copying data from the array to the data register. After  $^{t}$ RCBSY, R/B# goes HIGH and the die's (LUN's) status register bits indicate the device is busy with a cache operation (RDY = 1, ARDY = 0). The cache register becomes available and the page requested in the READ PAGE CACHE operation is transferred to the data register. At this point, data can be output from the cache register, beginning at column address 0. The RANDOM DATA READ (05h-E0h) command can be used to change the column address of the data output by the die (LUN).

After outputting the desired number of bytes from the cache register, either an additional READ PAGE CACHE series (31h, 00h-31h) operation can be started or the READ PAGE CACHE LAST (3Fh) command can be issued.

If the READ PAGE CACHE LAST (3Fh) command is issued, R/B# goes LOW on the target, and RDY = 0 and ARDY = 0 on the die (LUN) for  $^{t}$ RCBSY while the data register is copied into the cache register. After  $^{t}$ RCBSY, R/B# goes HIGH and RDY = 1 and ARDY = 1, indicating that the cache register is available and that the die (LUN) is ready. Data can then be output from the cache register, beginning at column address 0. The RANDOM DATA READ (05h-E0h) command can be used to change the column address of the data being output.

For READ PAGE CACHE series (31h, 00h-31h, 3Fh), during the die (LUN) busy time, <sup>t</sup>RCBSY, when RDY = 0 and ARDY = 0, the only valid commands are status operations (70h, 78h) and RESET (FFh). When RDY = 1 and ARDY = 0, the only valid commands during READ PAGE CACHE series (31h, 00h-31h) operations are status operations (70h, 78h), READ MODE (00h), READ PAGE CACHE series (31h, 00h-31h), RANDOM DATA READ (05h-E0h), and RESET (FFh).



#### **Two-Plane Read Operations**

Two-plane read page operations improve data throughput by copying data from more than one plane simultaneously to the specified cache registers. This is done by prepending one or more READ PAGE TWO-PLANE (00h-00h-30h) commands in front of the READ PAGE (00h-30h) command.

When the die (LUN) is ready, the RANDOM DATA READ TWO-PLANE (06h-E0h) command determines which plane outputs data. During data output, the following commands can be used to read and modify the data in the cache registers: RANDOM DATA READ (05h-E0h) and RANDOM DATA INPUT (85h).

#### **Two-Plane Read Cache Operations**

Two-plane read cache operations can be used to output data from more than one cache register while concurrently copying one or more pages from the NAND Flash array to the data register. This is done by prepending READ PAGE TWO-PLANE (00h-00h-30h) commands in front of the PAGE READ CACHE RANDOM (00h-31h) command.

To begin a two-plane read page cache sequence, begin by issuing a READ PAGE TWO-PLANE operation using the READ PAGE TWO-PLANE (00h-00h-30h) and READ PAGE (00h-30h) commands. R/B# goes LOW during  ${}^tR$  and the selected die (LUN) is busy (RDY = 0, ARDY = 0). After  ${}^tR$  (R/B# is HIGH and RDY = 1, ARDY = 1), issue either of these commands:

- READ PAGE CACHE SEQUENTIAL (31h) copies the next sequential pages from the previously addressed planes from the NAND Flash array to the data registers.
- READ PAGE TWO-PLANE (00h-00h-30h) [in some cases, followed by READ PAGE CACHE RANDOM (00h-31h)] copies the pages specified from the NAND Flash array to the corresponding data registers.

After the READ PAGE CACHE series (31h, 00h-31h) command has been issued, R/B# goes LOW on the target, and RDY = 0 and ARDY = 0 on the die (LUN) for <sup>t</sup>RCBSY while the next pages begin copying data from the array to the data registers. After <sup>t</sup>RCBSY, R/B# goes HIGH and the LUN's status register bits indicate the device is busy with a cache operation (RDY = 1, ARDY = 0). The cache registers become available and the pages requested in the READ PAGE CACHE operation are transferred to the data registers. Issue the RANDOM DATA READ TWO-PLANE (06h-E0h) command to determine which cache register will output data. After data is output, the RANDOM DATA READ TWO-PLANE (06h-E0h) command can be used to output data from other cache registers. After a cache register has been selected, the RANDOM DATA READ (05h-E0h) command can be used to change the column address of the data output.

After outputting data from the cache registers, either an additional TWO-PLANE READ CACHE series (31h, 00h-31h) operation can be started or the READ PAGE CACHE LAST (3Fh) command can be issued.

If the READ PAGE CACHE LAST (3Fh) command is issued, R/B# goes LOW on the target, and RDY = 0 and ARDY = 0 on the die (LUN) for <sup>t</sup>RCBSY while the data registers are copied into the cache registers. After <sup>t</sup>RCBSY, R/B# goes HIGH and RDY = 1 and ARDY = 1, indicating that the cache registers are available and that the die (LUN) is ready. Issue the RANDOM DATA READ TWO-PLANE (06h-E0h) command to determine which cache register will output data. After data is output, the RANDOM DATA READ TWO-PLANE (06h-E0h) command can be used to output data from other cache registers. After a cache register has been selected, the RANDOM DATA READ (05h-E0h) command can be used to change the column address of the data output.



For READ PAGE CACHE series (31h, 00h-31h, 3Fh), during the die (LUN) busy time, <sup>1</sup>RCBSY, when RDY = 0 and ARDY = 0, the only valid commands are status operations (70h, 78h) and RESET (FFh). When RDY = 1 and ARDY = 0, the only valid commands during READ PAGE CACHE series (31h, 00h-31h) operations are status operations (70h, 78h), READ MODE (00h), two-plane read cache series (31h, 00h-00h-30h, 00h-31h), RANDOM DATA READ (06h-E0h, 05h-E0h), and RESET (FFh).

#### **READ MODE (00h)**

The READ MODE (00h) command disables status output and enables data output for the last-selected die (LUN) and cache register after a READ operation (00h-30h, 00h-3Ah, 00h-35h) has been monitored with a status operation (70h, 78h). This command is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1). It is also accepted by the die (LUN) during READ PAGE CACHE (31h, 00h-31h) operations (RDY = 1 and ARDY = 0).

In devices that have more than one die (LUN) per target, during and following interleaved die (multi-LUN) operations, the READ STATUS ENHANCED (78h) command must be used to select only one die (LUN) prior to issuing the READ MODE (00h) command. This prevents bus contention.

#### READ PAGE (00h-30h)

The READ PAGE (00h–30h) command copies a page from the NAND Flash array to its respective cache register and enables data output. This command is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1).

To read a page from the NAND Flash array, write the 00h command to the command register, then write n address cycles to the address registers, and conclude with the 30h command. The selected die (LUN) will go busy (RDY = 0, ARDY = 0) for  ${}^{t}R$  as data is transferred.

To determine the progress of the data transfer, the host can monitor the target's R/B# signal or, alternatively, the status operations (70h, 78h) can be used. If the status operations are used to monitor the LUN's status, when the die (LUN) is ready (RDY = 1, ARDY = 1), the host disables status output and enables data output by issuing the READ MODE (00h) command. When the host requests data output, output begins at the column address specified.

During data output the RANDOM DATA READ (05h-E0h) command can be issued.


In devices that have more than one die (LUN) per target, during and following interleaved die (multi-LUN) operations the READ STATUS ENHANCED (78h) command must be used to select only one die (LUN) prior to the issue of the READ MODE (00h) command. This prevents bus contention.

The READ PAGE (00h-30h) command is used as the final command of a two-plane read operation. It is preceded by one or more READ PAGE TWO-PLANE (00h-00h-30h) commands. Data is transferred from the NAND Flash array for all of the addressed planes to their respective cache registers. When the die (LUN) is ready

(RDY = 1, ARDY = 1), data output is enabled for the cache register linked to the plane addressed in the READ PAGE (00h-30h) command. When the host requests data output, output begins at the column address last specified in the READ PAGE (00h-30h) command. The RANDOM DATA READ TWO-PLANE (06h-E0h) command is used to enable data output in the other cache registers.



Figure 34: READ PAGE (00h-30h) Operation



#### **READ PAGE CACHE SEQUENTIAL (31h)**


The READ PAGE CACHE SEQUENTIAL (31h) command reads the next sequential page within a block into the data register while the previous page is output from the cache register. This command is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1). It is also accepted by the die (LUN) during READ PAGE CACHE (31h, 00h-31h) operations (RDY = 1 and ARDY = 0).

To issue this command, write 31h to the command register. After this command is issued, R/B# goes LOW and the die (LUN) is busy (RDY = 0, ARDY = 0) for  ${}^{t}$ RCBSY. After  ${}^{t}$ RCBSY, R/B# goes HIGH and the die (LUN) is busy with a cache operation (RDY = 1, ARDY = 0), indicating that the cache register is available and that the specified page is copying from the NAND Flash array to the data register. At this point, data can be output from the cache register beginning at column address 0. The RANDOM DATA READ (05h-E0h) command can be used to change the column address of the data being output from the cache register.

The READ PAGE CACHE SEQUENTIAL (31h) command can be used to cross block boundaries. If the READ PAGE CACHE SEQUENTIAL (31h) command is issued after the last page of a block is read into the data register, the next page read will be the next logical block in which the 31h command was issued. Do not issue the READ PAGE CACHE SEQUENTIAL (31h) to cross die (LUN) boundaries. Instead, issue the READ PAGE CACHE LAST (3Fh) command.



Figure 35: READ PAGE CACHE SEQUENTIAL (31h) Operation



#### **READ PAGE CACHE RANDOM (00h-31h)**

The READ PAGE CACHE RANDOM (00h-31h) command reads the specified block and page into the data register while the previous page is output from the cache register. This command is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1). It is also accepted by the die (LUN) during READ PAGE CACHE (31h, 00h-31h) operations (RDY = 1 and ARDY = 0).


To issue this command, write 00h to the command register, then write *n* address cycles to the address register, and conclude by writing 31h to the command register. The column address in the address specified is ignored. The die (LUN) address must match the same die (LUN) address as the previous READ PAGE (00h-30h) command or, if applicable, the previous READ PAGE CACHE RANDOM (00h-31h) command.


After this command is issued, R/B# goes LOW and the die (LUN) is busy (RDY = 0, ARDY = 0) for  ${}^{t}RCBSY$ . After  ${}^{t}RCBSY$ , R/B# goes HIGH and the die (LUN) is busy with a cache operation (RDY = 1, ARDY = 0), indicating that the cache register is available and that the specified page is copying from the NAND Flash array to the data register. At this point, data can be output from the cache register beginning at column address 0. The RANDOM DATA READ (05h-E0h) command can be used to change the column address of the data being output from the cache register.

In devices that have more than one die (LUN) per target, during and following interleaved die (multi-LUN) operations the READ STATUS ENHANCED (78h) command followed by the READ MODE (00h) command must be used to select only one die (LUN) and prevent bus contention.



#### Figure 36: READ PAGE CACHE RANDOM (00h-31h) Operation







#### **READ PAGE CACHE LAST (3Fh)**


The READ PAGE CACHE LAST (3Fh) command ends the read page cache sequence and copies a page from the data register to the cache register. This command is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1). It is also accepted by the die (LUN) during READ PAGE CACHE (31h, 00h-31h) operations (RDY = 1 and ARDY = 0).

To issue the READ PAGE CACHE LAST (3Fh) command, write 3Fh to the command register. After this command is issued, R/B# goes LOW and the die (LUN) is busy (RDY = 0, ARDY = 0) for <sup>t</sup>RCBSY. After <sup>t</sup>RCBSY, R/B# goes HIGH and the die (LUN) is ready (RDY = 1, ARDY = 1). At this point, data can be output from the cache register, beginning at column address 0. The RANDOM DATA READ (05h-E0h) command can be used to change the column address of the data being output from the cache register.

In devices that have more than one LUN per target, during and following interleaved die (multi-LUN) operations the READ STATUS ENHANCED (78h) command followed by the READ MODE (00h) command must be used to select only one die (LUN) and prevent bus contention.

Figure 37: READ PAGE CACHE LAST (3Fh) Operation

As defined for READ PAGE CACHE (SEQUENTIAL OR RANDOM)





#### **READ PAGE TWO-PLANE 00h-00h-30h**

The READ PAGE TWO-PLANE (00h-00h-30h) operation is similar to the PAGE READ (00h-30h) operation. It transfers two pages of data from the NAND Flash array to the data registers. Each page must be from a different plane on the same die.

To enter the READ PAGE TWO-PLANE mode, write the 00h command to the command register, and then write five address cycles for plane 0 (BA6 = 0). Next, write the 00h command to the command register, and five address cycles for plane 1 (BA6 = 1). Finally, issue the 30h command. The first-plane and second-plane addresses must meet the two-plane addressing requirements, and, in addition, they must have identical column addresses.

After the 30h command is written, page data is transferred from both planes to their respective data registers in <sup>t</sup>R. During these transfers, R/B# goes LOW. When the transfers are complete, R/B# goes HIGH. To read out the data from the plane 0 data register, pulse RE# repeatedly. After the data cycle from the plane 0 address completes, issue a RANDOM DATA READ TWO-PLANE (06h-E0h) command to select the plane 1 address, then repeatedly pulse RE# to read out the data from the plane 1 data register.


Alternatively, the READ STATUS (70h) command can monitor data transfers. When the transfers are complete, status register bit 6 is set to 1. To read data from the first of the two planes, the user must first issue the RANDOM DATA READ TWO-PLANE (06h-E0h) command and pulse RE# repeatedly.

When the data cycle is complete, issue a RANDOM DATA READ TWO-PLANE (06h-E0h) command to select the other plane. To output the data beginning at the specified column address, pulse RE# repeatedly.

Use of the READ STATUS ENHANCED (78h) command is prohibited during and following a PAGE READ TWO-PLANE operation.



Figure 38: READ PAGE TWO-PLANE (00h-00h-30h) Operation





### **Program Operations**

Program operations are used to move data from the cache or data registers to the NAND array. During a program operation the contents of the cache and/or data registers are modified by the internal control logic.

Within a block, pages must be programmed sequentially from the least significant page address to the most significant page address (0, 1, 2, ....., 63). During a program operation, the contents of the cache and/or data registers are modified by the internal control logic.

#### **Program Operations**

The PROGRAM PAGE (80h-10h) command, when not preceded by the PROGRAM PAGE TWO-PLANE (80h-11h) command, programs one page from the cache register to the NAND Flash array. When the die (LUN) is ready (RDY = 1, ARDY = 1), the host should check the FAIL bit to verify that the operation has completed successfully.

#### **Program Cache Operations**

The PROGRAM PAGE CACHE (80h-15h) command can be used to improve program operation system performance. When this command is issued, the die (LUN) goes busy (RDY = 0, ARDY = 0) while the cache register contents are copied to the data register, and the die (LUN) is busy with a program cache operation (RDY = 1, ARDY = 0. While the contents of the data register are moved to the NAND Flash array, the cache register is available for an additional PROGRAM PAGE CACHE (80h-15h) or PROGRAM PAGE (80h-10h) command.

For PROGRAM PAGE CACHE series (80h-15h) operations, during the die (LUN) busy times, <sup>t</sup>CBSY and <sup>t</sup>LPROG, when RDY = 0 and ARDY = 0, the only valid commands are status operations (70h, 78h) and reset (FFh). When RDY = 1 and ARDY = 0, the only valid commands during PROGRAM PAGE CACHE series (80h-15h) operations are status operations (70h, 78h), PROGRAM PAGE CACHE (80h-15h), PROGRAM PAGE (80h-10h), RANDOM DATA INPUT (85h), PROGRAM FOR INTERNAL DATA INPUT (85h), and RESET (FFh).

#### **Two-Plane Program Operations**

The PROGRAM PAGE TWO-PLANE (80h-11h) command can be used to improve program operation system performance by enabling multiple pages to be moved from the cache registers to different planes of the NAND Flash array. This is done by prepending one or more PROGRAM PAGE TWO-PLANE (80h-11h) commands in front of the PRO-GRAM PAGE (80h-10h) command.

#### **Two-Plane Program Cache Operations**

The PROGRAM PAGE TWO-PLANE (80h-11h) command can be used to improve program cache operation system performance by enabling multiple pages to be moved from the cache registers to the data registers and, while the pages are being transferred from the data registers to different planes of the NAND Flash array, free the cache registers to receive data input from the host. This is done by prepending one or more PROGRAM PAGE TWO-PLANE (80h-11h) commands in front of the PROGRAM PAGE CACHE (80h-15h) command.



### PROGRAM PAGE (80h-10h)

The PROGRAM PAGE (80h-10h) command enables the host to input data to a cache register, and moves the data from the cache register to the specified block and page address in the array of the selected die (LUN). This command is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1). It is also accepted by the die (LUN) when it is busy with a PROGRAM PAGE CACHE (80h-15h) operation (RDY = 1, ARDY = 0).


To input a page to the cache register and move it to the NAND array at the block and page address specified, write 80h to the command register. Unless this command has been preceded by a PROGRAM PAGE TWO-PLANE (80h-11h) command, issuing the 80h to the command register clears all of the cache registers' contents on the selected target. Then write *n* address cycles containing the column address and row address. Data input cycles follow. Serial data is input beginning at the column address specified. At any time during the data input cycle the RANDOM DATA INPUT (85h) and PROGRAM FOR INTERNAL DATA INPUT (85h) commands may be issued. When data input is complete, write 10h to the command register. The selected LUN will go busy (RDY = 0, ARDY = 0) for <sup>†</sup>PROG as data is transferred.

To determine the progress of the data transfer, the host can monitor the target's R/B# signal or, alternatively, the status operations (70h, 78h) may be used. When the die (LUN) is ready (RDY = 1, ARDY = 1), the host should check the status of the FAIL bit.

In devices that have more than one die (LUN) per target, during and following interleaved die (multi-LUN) operations, the READ STATUS ENHANCED (78h) command must be used to select only one die (LUN) for status output. Use of the READ STATUS (70h) command could cause more than one die (LUN) to respond, resulting in bus contention.

The PROGRAM PAGE (80h-10h) command is used as the final command of a two-plane program operation. It is preceded by one or more PROGRAM PAGE TWO-PLANE (80h-11h) commands. Data is transferred from the cache registers for all of the addressed planes to the NAND array. The host should check the status of the operation by using the status operations (70h, 78h).

Figure 39: PROGRAM PAGE (80h-10h) Operation



#### **PROGRAM PAGE CACHE (80h-15h)**

The PROGRAM PAGE CACHE (80h-15h) command enables the host to input data to a cache register; copies the data from the cache register to the data register; then moves the data register contents to the specified block and page address in the array of the selected die (LUN). After the data is copied to the data register, the cache register is available for additional PROGRAM PAGE CACHE (80h-15h) or PROGRAM PAGE (80h-10h) commands. The PROGRAM PAGE CACHE (80h-15h) command is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1). It is also accepted by the die (LUN) when busy with a PROGRAM PAGE CACHE (80h-15h) operation (RDY = 1, ARDY = 0).



To input a page to the cache register to move it to the NAND array at the block and page address specified, write 80h to the command register. Unless this command has been preceded by a PROGRAM PAGE TWO-PLANE (80h-11h) command, issuing the 80h to the command register clears all of the cache registers' contents on the selected target. Then write *n* address cycles containing the column address and row address. Data input cycles follow. Serial data is input beginning at the column address specified. At any time during the data input cycle the RANDOM DATA INPUT (85h) and PROGRAM FOR INTERNAL DATA INPUT (85h) commands may be issued. When data input is complete, write 15h to the command register. The selected LUN will go busy (RDY = 0, ARDY = 0) for <sup>t</sup>CBSY to allow the data register to become available from a previous program cache operation, to copy data from the cache register to the data register, and then to begin moving the data register contents to the specified page and block address.

To determine the progress of <sup>t</sup>CBSY, the host can monitor the target's R/B# signal or, alternatively, the status operations (70h, 78h) can be used. When the LUN's status shows that it is busy with a PROGRAM CACHE operation (RDY = 1, ARDY = 0), the host should check the status of the FAILC bit to see if a previous cache operation was successful.


If, after <sup>t</sup>CBSY, the host wants to wait for the program cache operation to complete, without issuing the PROGRAM PAGE (80h-10h) command, the host should monitor AR-DY until it is 1. The host should then check the status of the FAIL and FAILC bits.

In devices with more than one die (LUN) per target, during and following interleaved die (multi-LUN) operations, the READ STATUS ENHANCED (78h) command must be used to select only one die (LUN) for status output. Use of the READ STATUS (70h) command could cause more than one die (LUN) to respond, resulting in bus contention.


The PROGRAM PAGE CACHE (80h-15h) command is used as the final command of a two-plane program cache operation. It is preceded by one or more PROGRAM PAGE TWO-PLANE (80h-11h) commands. Data for all of the addressed planes is transferred from the cache registers to the corresponding data registers, then moved to the NAND Flash array. The host should check the status of the operation by using the status operations (70h, 78h).



#### Figure 40: PROGRAM PAGE CACHE (80h-15h) Operation (Start)



#### Figure 41: PROGRAM PAGE CACHE (80h-15h) Operation (End)





### **PROGRAM PAGE TWO-PLANE (80h-11h)**

The PROGRAM PAGE TWO-PLANE (80h-11h) command enables the host to input data to the addressed plane's cache register and queue the cache register to ultimately be moved to the NAND Flash array. This command can be issued one or more times. Each time a new plane address is specified that plane is also queued for data transfer. To input data for the final plane and to begin the program operation for all previously queued planes, issue either the PROGRAM PAGE (80h-10h) command or the PROGRAM PAGE CACHE (80h-15h) command. All of the queued planes will move the data to the NAND Flash array. This command is accepted by the die (LUN) when it is ready (RDY = 1).

To input a page to the cache register and queue it to be moved to the NAND Flash array at the block and page address specified, write 80h to the command register. Unless this command has been preceded by a PROGRAM PAGE TWO-PLANE (80h-11h) command, issuing the 80h to the command register clears all of the cache registers' contents on the selected target. Write five address cycles containing the column address and row address; data input cycles follow. Serial data is input beginning at the column address specified. At any time during the data input cycle, the RANDOM DATA INPUT (85h) and PROGRAM FOR INTERNAL DATA INPUT (85h) commands can be issued. When data input is complete, write 11h to the command register. The selected die (LUN) will go busy (RDY = 0, ARDY = 0) for <sup>t</sup>DBSY.

To determine the progress of  $^tDBSY$ , the host can monitor the target's R/B# signal or, alternatively, the status operations (70h, 78h) can be used. When the LUN's status shows that it is ready (RDY = 1), additional PROGRAM PAGE TWO-PLANE (80h-11h) commands can be issued to queue additional planes for data transfer. Alternatively, the PROGRAM PAGE (80h-10h) or PROGRAM PAGE CACHE (80h-15h) commands can be issued.


When the PROGRAM PAGE (80h-10h) command is used as the final command of a two-plane program operation, data is transferred from the cache registers to the NAND Flash array for all of the addressed planes during <sup>t</sup>PROG. When the die (LUN) is ready (RDY = 1, ARDY = 1), the host should check the status of the FAIL bit for each of the planes to verify that programming completed successfully.

When the PROGRAM PAGE CACHE (80h-15h) command is used as the final command of a program cache two-plane operation, data is transferred from the cache registers to the data registers after the previous array operations finish. The data is then moved from the data registers to the NAND Flash array for all of the addressed planes. This occurs during <sup>t</sup>CBSY. After <sup>t</sup>CBSY, the host should check the status of the FAILC bit for each of the planes from the previous program cache operation, if any, to verify that programming completed successfully.

For the PROGRAM PAGE TWO-PLANE (80h-11h), PROGRAM PAGE (80h-10h), and PRO-GRAM PAGE CACHE (80h-15h) commands, see Two-Plane Operations for two-plane addressing requirements.



### Figure 42: PROGRAM PAGE TWO-PLANE (80h-11h) Operation





### **Erase Operations**

Erase operations are used to clear the contents of a block in the NAND Flash array to prepare its pages for program operations.

#### **Erase Operations**

The ERASE BLOCK (60h-D0h) command, when not preceded by the ERASE BLOCK TWO-PLANE (60h-D1h) command, erases one block in the NAND Flash array. When the die (LUN) is ready (RDY = 1, ARDY = 1), the host should check the FAIL bit to verify that this operation completed successfully.

#### **TWO-PLANE ERASE Operations**

The ERASE BLOCK TWO-PLANE (60h-D1h) command can be used to further system performance of erase operations by allowing more than one block to be erased in the NAND array. This is done by prepending one or more ERASE BLOCK TWO-PLANE (60h-D1h) commands in front of the ERASE BLOCK (60h-D0h) command. See Two-Plane Operations for details.

#### **ERASE BLOCK (60h-D0h)**

The ERASE BLOCK (60h-D0h) command erases the specified block in the NAND Flash array. This command is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1).


To erase a block, write 60h to the command register. Then write three address cycles containing the row address; the page address is ignored. Conclude by writing D0h to the command register. The selected die (LUN) will go busy (RDY = 0, ARDY = 0) for <sup>t</sup>BERS while the block is erased.

To determine the progress of an ERASE operation, the host can monitor the target's R/B# signal, or alternatively, the status operations (70h, 78h) can be used. When the die (LUN) is ready (RDY = 1, ARDY = 1) the host should check the status of the FAIL bit.

In devices that have more than one die (LUN) per target, during and following interleaved die (multi-LUN) operations, the READ STATUS ENHANCED (78h) command must be used to select only one die (LUN) for status output. Use of the READ STATUS (70h) command could cause more than one die (LUN) to respond, resulting in bus contention.

The ERASE BLOCK (60h-D0h) command is used as the final command of an erase two-plane operation. It is preceded by one or more ERASE BLOCK TWO-PLANE (60h-D1h) commands. All blocks in the addressed planes are erased. The host should check the status of the operation by using the status operations (70h, 78h). See Two-Plane Operations for two-plane addressing requirements.

Figure 43: ERASE BLOCK (60h-D0h) Operation





### **ERASE BLOCK TWO-PLANE (60h-D1h)**


The ERASE BLOCK TWO-PLANE (60h-D1h) command queues a block in the specified plane to be erased in the NAND Flash array. This command can be issued one or more times. Each time a new plane address is specified, that plane is also queued for a block to be erased. To specify the final block to be erased and to begin the ERASE operation for all previously queued planes, issue the ERASE BLOCK (60h-D0h) command. This command is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1).

To queue a block to be erased, write 60h to the command register, then write three address cycles containing the row address; the page address is ignored. Conclude by writing D1h to the command register. The selected die (LUN) will go busy (RDY = 0, ARDY = 0) for  $^{t}$ DBSY.

To determine the progress of  ${}^{t}DBSY$ , the host can monitor the target's R/B# signal, or alternatively, the status operations (70h, 78h) can be used. When the LUN's status shows that it is ready (RDY = 1, ARDY = 1), additional ERASE BLOCK TWO-PLANE (60h-D1h) commands can be issued to queue additional planes for erase. Alternatively, the ERASE BLOCK (60h-D0h) command can be issued to erase all of the queued blocks.

For two-plane addressing requirements for the ERASE BLOCK TWO-PLANE (60h-D1h) and ERASE BLOCK (60h-D0h) commands, see Two-Plane Operations.

Figure 44: ERASE BLOCK TWO-PLANE (60h-D1h) Operation





### **Internal Data Move Operations**

Internal data move operations make it possible to transfer data within a device from one page to another using the cache register. This is particularly useful for block management and wear leveling.

The INTERNAL DATA MOVE operation is a two-step process consisting of a READ FOR INTERNAL DATA MOVE (00h-35h) and a PROGRAM FOR INTERNAL DATA MOVE (85h-10h) command. To move data from one page to another on the same plane, first issue the READ FOR INTERNAL DATA MOVE (00h-35h) command. When the die (LUN) is ready (RDY = 1, ARDY = 1), the host can transfer the data to a new page by issuing the PROGRAM FOR INTERNAL DATA MOVE (85h-10h) command. When the die (LUN) is again ready (RDY = 1, ARDY = 1), the host should check the FAIL bit to verify that this operation completed successfully.

To prevent bit errors from accumulating over multiple INTERNAL DATA MOVE operations, it is recommended that the host read the data out of the cache register after the READ FOR INTERNAL DATA MOVE (00h-35h) completes and prior to issuing the PROGRAM FOR INTERNAL DATA MOVE (85h-10h) command. The RANDOM DATA READ (05h-E0h) command can be used to change the column address. The host should check the data for ECC errors and correct them. When the PROGRAM FOR INTERNAL DATA MOVE (85h-10h) command is issued, any corrected data can be input. The PROGRAM FOR INTERNAL DATA INPUT (85h) command can be used to change the column address.

It is not possible to use the READ FOR INTERNAL DATA MOVE operation to move data from one plane to another or from one die (LUN) to another. Instead, use a READ PAGE (00h-30h) or READ FOR INTERNAL DATA MOVE (00h-35h) command to read the data out of the NAND, and then use a PROGRAM PAGE (80h-10h) command with data input to program the data to a new plane or die (LUN).

Between the READ FOR INTERNAL DATA MOVE (00h-35h) and PROGRAM FOR INTERNAL DATA MOVE (85h-10h) commands, the following commands are supported: status operations (70h, 78h) and column address operations (05h-E0h, 06h-E0h, 85h). The RESET operation (FFh) can be issued after READ FOR INTERNAL DATA MOVE (00h-35h), but the contents of the cache registers on the target are not valid.

In devices that have more than one die (LUN) per target, once the READ FOR INTERNAL DATA MOVE (00h-35h) is issued, interleaved die (multi-LUN) operations are prohibited until after the PROGRAM FOR INTERNAL DATA MOVE (85h-10h) command is issued.

#### Two-Plane Read for Internal Data Move Operations

Two-plane internal data move read operations improve read data throughput by copying data simultaneously from more than one plane to the specified cache registers. This is done by issuing the READ PAGE TWO-PLANE (00h-00h-30h) command or the READ FOR INTERNAL DATA MOVE (00h-00h-35h) command.

The INTERNAL DATA MOVE PROGRAM TWO-PLANE (85h-11h) command can be used to further system performance of PROGRAM FOR INTERNAL DATA MOVE operations by enabling movement of multiple pages from the cache registers to different planes of the NAND Flash array. This is done by prepending one or more PROGRAM FOR INTERNAL DATA MOVE (85h-11h) commands in front of the PROGRAM FOR INTERNAL DATA MOVE (85h-10h) command. See Two-Plane Operations for details.




### **READ FOR INTERNAL DATA MOVE (00h-35h)**


The READ FOR INTERNAL DATA MOVE (00h-35h) command is functionally identical to the READ PAGE (00h-30h) command, except that 35h is written to the command register instead of 30h.

Though it is not required, it is recommended that the host read the data out of the device to verify the data prior to issuing the PROGRAM FOR INTERNAL DATA MOVE (85h-10h) command to prevent the propagation of data errors.

#### Figure 45: READ FOR INTERNAL DATA MOVE (00h-35h) Operation



#### Figure 46: READ FOR INTERNAL DATA MOVE (00h-35h) with RANDOM DATA READ (05h-E0h)





### PROGRAM FOR INTERNAL DATA MOVE (85h-10h)

The PROGRAM FOR INTERNAL DATA MOVE (85h-10h) command is functionally identical to the PROGRAM PAGE (80h-10h) command, except that when 85h is written to the command register, cache register contents are not cleared.

Figure 47: PROGRAM FOR INTERNAL DATA MOVE (85h-10h) Operation





Figure 48: PROGRAM FOR INTERNAL DATA MOVE (85h-10h) with RANDOM DATA INPUT (85h)




#### PROGRAM FOR INTERNAL DATA MOVE TWO-PLANE (85h-11h)

The PROGRAM FOR INTERNAL DATA MOVE TWO-PLANE (85h-11h) command is functionally identical to the PROGRAM PAGE TWO-PLANE (85h-11h) command, except that when 85h is written to the command register, cache register contents are not cleared. See Program Operations for further details.



### Figure 49: PROGRAM FOR INTERNAL DATA MOVE TWO-PLANE (85h-11h) Operation





#### **Block Lock Feature**

The block lock feature protects either the entire device or ranges of blocks from being programmed and erased. Using the block lock feature is preferable to using WP# to prevent PROGRAM and ERASE operations.

Block lock is enabled and disabled at power-on through the LOCK pin. At power-on, if LOCK is LOW, all BLOCK LOCK commands are disabled. However if LOCK is HIGH at power-on, the BLOCK LOCK commands are enabled and, by default, all the blocks on the device are protected, or locked, from PROGRAM and ERASE operations, even if WP# is HIGH.

Before the contents of the device can be modified, the device must first be unlocked. Either a range of blocks or the entire device may be unlocked. PROGRAM and ERASE operations complete successfully only in the block ranges that have been unlocked. Blocks, once unlocked, can be locked again to protect them from further PROGRAM and ERASE operations.

Blocks that are locked can be protected further, or locked tight. When locked tight, the device's blocks can no longer be locked or unlocked.

#### **WP# and Block Lock**

The following is true when the block lock feature is enabled:

- Holding WP# LOW locks all blocks, provided the blocks are not locked tight.
- If WP# is held LOW to lock blocks, then returned to HIGH, a new UNLOCK command must be issued to unlock blocks.

#### **UNLOCK (23h-24h)**

By default at power-on, if LOCK is HIGH, all the blocks are locked and protected from PROGRAM and ERASE operations. The UNLOCK (23h) command is used to unlock a range of blocks. Unlocked blocks have no protection and can be programmed or erased.

The UNLOCK command uses two registers, a lower boundary block address register and an upper boundary block address register, and the invert area bit to determine what range of blocks are unlocked. When the invert area bit = 0, the range of blocks within the lower and upper boundary address registers are unlocked. When the invert area bit = 1, the range of blocks outside the boundaries of the lower and upper boundary address registers are unlocked. The lower boundary block address must be less than the upper boundary block address. The figures below show examples of how the lower and upper boundary address registers work with the invert area bit.

To unlock a range of blocks, issue the UNLOCK (23h) command followed by the appropriate address cycles that indicate the lower boundary block address. Then issue the 24h command followed by the appropriate address cycles that indicate the upper boundary block address. The least significant page address bit, PAO, should be set to 1 if setting the invert area bit; otherwise, it should be 0. The other page address bits should be 0.

Only one range of blocks can be specified in the lower and upper boundary block address registers. If after unlocking a range of blocks the UNLOCK command is again issued, the new block address range determines which blocks are unlocked. The previous unlocked block address range is not retained.



Figure 50: Flash Array Protected: Invert Area Bit = 0





Figure 51: Flash Array Protected: Invert Area Bit = 1






**Table 24: Block Lock Address Cycle Assignments** 

ALE Cycle	I/O[15:8] <sup>1</sup>	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	1/00
First	LOW	BA7	BA6	LOW	LOW	LOW	LOW	LOW	Invert area bit <sup>2</sup>
Second	LOW	BA15	BA14	BA13	BA12	BA11	BA10	BA9	BA8
Third	LOW	LOW	LOW	LOW	LOW	LOW	LOW	BA17	BA16

Notes: 1. I/O[15:8] is applicable only for x16 devices.

2. Invert area bit is applicable for 24h command; it may be LOW or HIGH for 23h command.

**Figure 52: UNLOCK Operation** 





### LOCK (2Ah)


By default at power-on, if LOCK is HIGH, all the blocks are locked and protected from PROGRAM and ERASE operations. If portions of the device are unlocked using the UNLOCK (23h) command, they can be locked again using the LOCK (2Ah) command. The LOCK command locks all of the blocks in the device. Locked blocks are write-protected from PROGRAM and ERASE operations.

To lock all of the blocks in the device, issue the LOCK (2Ah) command.

When a PROGRAM or ERASE operation is issued to a locked block, R/B# goes LOW for <sup>t</sup>LBSY. The PROGRAM or ERASE operation does not complete. Any READ STATUS command reports bit 7 as 0, indicating that the block is protected.

The LOCK (2Ah) command is disabled if LOCK is LOW at power-on or if the device is locked tight.

**Figure 53: LOCK Operation** 





### **LOCK TIGHT (2Ch)**

The LOCK TIGHT (2Ch) command prevents locked blocks from being unlocked and also prevents unlocked blocks from being locked. When this command is issued, the UNLOCK (23h) and LOCK (2Ah) commands are disabled. This provides an additional level of protection against inadvertent PROGRAM and ERASE operations to locked blocks.

To implement LOCK TIGHT in all of the locked blocks in the device, verify that WP# is HIGH and then issue the LOCK TIGHT (2Ch) command.

When a PROGRAM or ERASE operation is issued to a locked block that has also been locked tight, R/B# goes LOW for <sup>t</sup>LBSY. The PROGRAM or ERASE operation does not complete. The READ STATUS (70h) command reports bit 7 as 0, indicating that the block is protected. PROGRAM and ERASE operations complete successfully to blocks that were not locked at the time the LOCK TIGHT command was issued.

After the LOCK TIGHT command is issued, the command cannot be disabled via a software command. Lock tight status can be disabled only by power cycling the device or toggling WP#. When the lock tight status is disabled, all of the blocks become locked, the same as if the LOCK (2Ah) command had been issued.

The LOCK TIGHT (2Ch) command is disabled if LOCK is LOW at power-on.

**Figure 54: LOCK TIGHT Operation** 







Figure 55: PROGRAM/ERASE Issued to Locked Block



### **BLOCK LOCK READ STATUS (7Ah)**

The BLOCK LOCK READ STATUS (7Ah) command is used to determine the protection status of individual blocks. The address cycles have the same format, as shown below, and the invert area bit should be set LOW. On the falling edge of RE# the I/O pins output the block lock status register, which contains the information on the protection status of the block.

**Table 25: Block Lock Status Register Bit Definitions** 

Block Lock Status Register Definitions	I/O[7:3]	I/O2 (Lock#)	I/O1 (LT#)	I/O0 (LT)
Block is locked tight	X	0	0	1
Block is locked	Х	0	1	0
Block is unlocked, and device is locked tight	Х	1	0	1
Block is unlocked, and device is not locked tight	Х	1	1	0

**Figure 56: BLOCK LOCK READ STATUS** 







Figure 57: BLOCK LOCK Flowchart





### **One-Time Programmable (OTP) Operations**

This Micron NAND Flash device offers a protected, one-time programmable NAND Flash memory area. Thirty full pages of OTP data are available on the device, and the entire range is guaranteed to be good. The OTP area is accessible only through the OTP commands. Customers can use the OTP area any way they choose; typical uses include programming serial numbers or other data for permanent storage.

The OTP area leaves the factory in an unwritten state (all bits are 1s). Programming or partial-page programming enables the user to program only 0 bits in the OTP area. The OTP area cannot be erased, whether it is protected or not. Protecting the OTP area prevents further programming of that area.

Micron provides a unique way to program and verify data before permanently protecting it and preventing future changes. The OTP area is only accessible while in OTP operation mode. To set the device to OTP operation mode, issue the SET FEATURE (EFh) command to feature address 90h and write 01h to P1, followed by three cycles of 00h to P2-P4. For parameters to enter OTP mode, see Features Operations.

When the device is in OTP operation mode, all subsequent PAGE READ (00h-30h) and PROGRAM PAGE (80h-10h) commands are applied to the OTP area. The OTP area is assigned to page addresses 02h-1Fh. To program an OTP page, issue the PROGRAM PAGE (80h-10h) command. The pages must be programmed in the ascending order. Similarly, to read an OTP page, issue the PAGE READ (00h-30h) command.

Protecting the OTP is done by entering OTP protect mode. To set the device to OTP protect mode, issue the SET FEATURE (EFh) command to feature address 90h and write 03h to P1, followed by three cycles of 00h to P2-P4.

To determine whether the device is busy during an OTP operation, either monitor R/B# or use the READ STATUS (70h) command.

To exit OTP operation or protect mode, write 00h to P1 at feature address 90h.

### **Legacy OTP Commands**

For legacy OTP commands, OTP DATA PROGRAM (A0h-10h), OTP DATA PROTECT (A5h-10h), and OTP DATA READ (AFh-30h), refer to the MT29F4GxxAxC data sheet.



### **OTP DATA PROGRAM (80h-10h)**

The OTP DATA PROGRAM (80h-10h) command is used to write data to the pages within the OTP area. An OTP page allows only four partial-page programs. There is no ERASE operation for OTP pages.

PROGRAM PAGE enables programming into an offset of an OTP page using two bytes of the column address (CA[12:0]). The command is compatible with the RANDOM DATA INPUT (85h) command. The PROGRAM PAGE command will not execute if the OTP area has been protected.

To use the PROGRAM PAGE command, issue the 80h command. Issue n address cycles. The first two address cycles are the column address. For the remaining cycles, select a page in the range of 02h-00h through 1Fh-00h. Next, write n bytes of data. After data input is complete, issue the 10h command. The internal control logic automatically executes the proper programming algorithm and controls the necessary timing for programming and verification.


R/B# goes LOW for the duration of the array programming time (<sup>t</sup>PROG). The READ STATUS (70h) command is the only valid command for reading status in OTP operation mode. Bit 5 of the status register reflects the state of R/B#. When the device is ready, read bit 0 of the status register to determine whether the operation passed or failed (see Status Operations). Each OTP page can be programmed to 8 partial-page programming.



#### **RANDOM DATA INPUT (85h)**

After the initial OTP data set is input, additional data can be written to a new column address with the RANDOM DATA INPUT (85h) command. The RANDOM DATA INPUT command can be used any number of times in the same page prior to the OTP PAGE WRITE (10h) command being issued.


Figure 58: OTP DATA PROGRAM (After Entering OTP Operation Mode)



Note: 1. The OTP page must be within the 02h-1Fh range.



Figure 59: OTP DATA PROGRAM Operation with RANDOM DATA INPUT (After Entering OTP Operation Mode)



### **OTP DATA PROTECT (80h-10)**

The OTP area is protected on a block basis. To protect a block, set the device to OTP protect mode, then issue the PROGRAM PAGE (80h-10h) command and write OTP address 00h, 00h, 00h, 00h. To set the device to OTP protect mode, issue the SET FEATURE (EFh) command to 90h (feature address) and write 03h to P1, followed by three cycles of 00h to P2-P4.

After the data is protected, it cannot be programmed further. When the OTP area is protected, the pages within the area are no longer programmable and cannot be unprotected.


To use the PROGRAM PAGE command to protect the OTP area, issue the 80h command, followed by n address cycles, write 00h data, data cycle of 00h, followed by the 10h command. (An example of the address sequence is shown in the following figure.) If an OTP DATA PROGRAM command is issued after the OTP area has been protected, R/B# will go LOW for  $^{\rm t}$ OBSY.

The READ STATUS (70h) command is the only valid command for reading status in OTP operation mode. Bit 5 of the status register reflects the state of R/B#.

When the device is ready, read bit 0 of the status register to determine whether the operation passed or failed (see Status Operations).



#### Figure 60: OTP DATA PROTECT Operation (After Entering OTP Protect Mode)



Note: 1. OTP data is protected following a good status confirmation.



#### OTP DATA READ (00h-30h)

To read data from the OTP area, set the device to OTP operation mode, then issue the PAGE READ (00h-30h) command. Data can be read from OTP pages within the OTP area whether the area is protected or not.

To use the PAGE READ command for reading data from the OTP area, issue the 00h command, and then issue five address cycles: for the first two cycles, the column address; and for the remaining address cycles, select a page in the range of 02h-00h-00h through 1Fh-00h-00h. Lastly, issue the 30h command. The PAGE READ CACHE MODE command is not supported on OTP pages.


R/B# goes LOW (<sup>t</sup>R) while the data is moved from the OTP page to the data register. The READ STATUS (70h) command is the only valid command for reading status in OTP operation mode. Bit 5 of the status register reflects the state of R/B# (see Status Operations).

Normal READ operation timings apply to OTP read accesses. Additional pages within the OTP area can be selected by repeating the OTP DATA READ command.

The PAGE READ command is compatible with the RANDOM DATA OUTPUT (05h-E0h) command.

Only data on the current page can be read. Pulsing RE# outputs data sequentially.


#### Figure 61: OTP DATA READ



Note: 1. The OTP page must be within the 02h–1Fh range.



#### Figure 62: OTP DATA READ with RANDOM DATA READ Operation



Note: 1. The OTP page must be within the range 02h–1Fh.



### **Two-Plane Operations**

Each NAND Flash logical unit (LUN) is divided into multiple physical planes. Each plane contains a cache register and a data register independent of the other planes. The planes are addressed via the low-order block address bits. Specific details are provided in Device and Array Organization.

Two-plane operations make better use of the NAND Flash arrays on these physical planes by performing concurrent READ, PROGRAM, or ERASE operations on multiple planes, significantly improving system performance. Two-plane operations must be of the same type across the planes; for example, it is not possible to perform a PROGRAM operation on one plane with an ERASE operation on another.

When issuing two-plane program or erase operations, use the READ STATUS (70h) command and check whether the previous operation(s) failed. If the READ STATUS (70h) command indicates that an error occurred (FAIL = 1 and/or FAILC = 1), use the READ STATUS ENHANCED (78h) command to determine which plane operation failed.

### **Two-Plane Addressing**


Two-plane commands require multiple, five-cycle addresses, one address per operational plane. For a given two-plane operation, these addresses are subject to the following requirements:

- The LUN address bit(s) must be identical for all of the issued addresses.
- The plane select bit, BA[6], must be different for each issued address.
- The page address bits, PA[5:0], must be identical for each issued address.

The READ STATUS (70h) command should be used following two-plane program page and erase block operations on a single die (LUN).



**Figure 63: TWO-PLANE PAGE READ** 





Notes: 1. Column and page addresses must be the same.

2. The least significant block address bit, BA6, must be different for the first- and second-plane addresses.




Figure 64: TWO-PLANE PAGE READ with RANDOM DATA READ






**Figure 65: TWO-PLANE PROGRAM PAGE** 






#### Figure 66: TWO-PLANE PROGRAM PAGE with RANDOM DATA INPUT



Downloaded from Arrow.com.



### Figure 67: TWO-PLANE PROGRAM PAGE CACHE MODE





### Figure 68: TWO-PLANE INTERNAL DATA MOVE






Figure 69: TWO-PLANE INTERNAL DATA MOVE with TWO-PLANE RANDOM DATA READ







Figure 70: TWO-PLANE INTERNAL DATA MOVE with RANDOM DATA INPUT








Figure 71: TWO-PLANE BLOCK ERASE





Figure 72: TWO-PLANE/MULTIPLE-DIE READ STATUS Cycle



Downloaded from Arrow.com.



## 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Interleaved Die (Multi-LUN) Operations

### **Interleaved Die (Multi-LUN) Operations**

In devices that have more than one die (LUN) per target, it is possible to improve performance by interleaving operations between the die (LUNs). An interleaved die (multi-LUN) operation is one that is issued to an idle die (LUN) (RDY = 1) while another die (LUN) is busy (RDY = 0).

Interleaved die (multi-LUN) operations are prohibited following RESET (FFh), identification (90h, ECh, EDh), and configuration (EEh, EFh) operations until ARDY =1 for all of the die (LUNs) on the target.

During an interleaved die (multi-LUN) operation, there are two methods to determine operation completion. The R/B# signal indicates when all of the die (LUNs) have finished their operations. R/B# remains LOW while any die (LUN) is busy. When R/B# goes HIGH, all of the die (LUNs) are idle and the operations are complete. Alternatively, the READ STATUS ENHANCED (78h) command can report the status of each die (LUN) individually.

If a die (LUN) is performing a cache operation, like PROGRAM PAGE CACHE (80h-15h), then the die (LUN) is able to accept the data for another cache operation when status register bit 6 is 1. All operations, including cache operations, are complete on a die when status register bit 5 is 1.

During and following interleaved die (multi-LUN) operations, the READ STATUS (70h) command is prohibited. Instead, use the READ STATUS ENHANCED (78h) command to monitor status. This command selects which die (LUN) will report status. When two-plane commands are used with interleaved die (multi-LUN) operations, the two-plane commands must also meet the requirements in Two-Plane Operations.

See Command Definitions for the list of commands that can be issued while other die (LUNs) are busy.

During an interleaved die (multi-LUN) operation that involves a PROGRAM series (80h-10h, 80h-15h) operation and a READ operation, the PROGRAM series operation must be issued before the READ series operation. The data from the READ series operation must be output to the host before the next PROGRAM series operation is issued. This is because the 80h command clears the cache register contents of all cache registers on all planes.



### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Error Management

### **Error Management**

Each NAND Flash die (LUN) is specified to have a minimum number of valid blocks (NVB) of the total available blocks. This means the die (LUNs) could have blocks that are invalid when shipped from the factory. An invalid block is one that contains at least one page that has more bad bits than can be corrected by the minimum required ECC. Additional blocks can develop with use. However, the total number of available blocks per die (LUN) will not fall below NVB during the endurance life of the product.

Although NAND Flash memory devices could contain bad blocks, they can be used quite reliably in systems that provide bad block management and error-correction algorithms. This type of software environment ensures data integrity.

Internal circuitry isolates each block from other blocks, so the presence of a bad block does not affect the operation of the rest of the NAND Flash array.

NAND Flash devices are shipped from the factory erased. The factory identifies invalid blocks before shipping by attempting to program the bad block mark into every location in the first page of each invalid block. It may not be possible to program every location with the bad block mark. However, the first spare area location in each bad block is guaranteed to contain the bad block mark. This method is compliant with ONFI Factory Defect Mapping requirements. See the following table for the first spare area location and the bad block mark.

System software should check the first spare area location on the first page of each block prior to performing any PROGRAM or ERASE operations on the NAND Flash device. A bad block table can then be created, enabling system software to map around these areas. Factory testing is performed under worst-case conditions. Because invalid blocks could be marginal, it may not be possible to recover this information if the block is erased.

Over time, some memory locations may fail to program or erase properly. In order to ensure that data is stored properly over the life of the NAND Flash device, the following precautions are required:

- Always check status after a PROGRAM or ERASE operation
- Under typical conditions, use the minimum required ECC (see table below)
- Use bad block management and wear-leveling algorithms

The first block (physical block address 00h) for each CE# is guaranteed to be valid with ECC when shipped from the factory.

**Table 26: Error Management Details** 

Description	Requirement
Minimum number of valid blocks (NVB) per LUN	2008
Total available blocks per LUN	2048
First spare area location	x8: byte 4096 x16: word 2048
Bad-block mark	x8: 00h x16: 0000h
Minimum required ECC	8-bit ECC per 540 bytes of data



### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP **Electrical Specifications**

### **Electrical Specifications**

Stresses greater than those listed can cause permanent damage to the device. This is stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not guaranteed. Exposure to absolute maximum rating conditions for extended periods can affect reliability.

**Table 27: Absolute Maximum Ratings** 

Voltage on any pin relative to V<sub>ss</sub>

Parameter/Condition	n	Symbol	Min	Max	Unit
Voltage input	1.8V	V <sub>IN</sub>	-0.6	+2.4	V
	3.3V		-0.6	+4.6	V
Vcc supply voltage	1.8V	V <sub>CC</sub>	-0.6	+2.4	V
	3.3V		-0.6	+4.6	V
Storage temperature		T <sub>STG</sub>	-65	+150	°C
Short circuit output c	urrent, I/Os	_	_	5	mA

#### **Table 28: Recommended Operating Conditions**

Parameter/Condition	Symbol	Min	Тур	Max	Unit	
Operating temperature	Commercial	T <sub>A</sub>	0	_	+70	°C
	Extended		-40	-	+85	°C
V <sub>CC</sub> supply voltage	1.8V	V <sub>CC</sub>	1.7	1.8	1.95	V
	3.3V		2.7	3.3	3.6	V
Ground supply voltage	V <sub>SS</sub>	0	0	0	V	

#### **Table 29: Valid Blocks**

Note 1 applies to all

Parameter	Symbol	Device	Min	Max	Unit	Notes
Valid block	NVB	MT29F4G	2008	2048	Blocks	2
number						

- Notes: 1. Invalid blocks are blocks that contain one or more bad bits. The device may contain bad blocks upon shipment. Additional bad blocks may develop over time; however, the total number of available blocks will not drop below NVB during the endurance life of the device. Do not erase or program blocks marked invalid by the factory.
  - 2. Block 00h (the first block) is guaranteed to be valid with ECC when shipped from the factory.



# 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Electrical Specifications

#### **Table 30: Capacitance**

Capacitance ( $C_{IN} = C_{IO} = 20pF$ ) for MT29F16G

Description	Symbol	Max	Unit	Notes
Input capacitance	C <sub>IN</sub>	10	pF	1, 2
Input/output capacitance (I/O)	C <sub>IO</sub>	10	pF	1, 2

Notes: 1. These parameters are verified in device characterization and are not 100% tested.

2. Test conditions:  $T_C = 25$ °C; f = 1 MHz; Vin = 0V.

**Table 31: Test Conditions** 

Parameter	Value	Notes
Input pulse levels	0.0V to V <sub>CC</sub>	
Input rise and fall times	5ns	
Input and output timing levels	V <sub>CC</sub> /2	
Output load	1 TTL GATE and CL = 30pF (1.8V)	1
	1 TTL GATE and CL = 50pF (3.3V)	
Output load	1 TTL GATE and CL = 30pF (1.8V)	1
	1 TTL GATE and CL = 50pF (3.3V)	

Note: 1. Verified in device characterization, not 100% tested.



#### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP **Electrical Specifications - DC Characteristics and Operating** Conditions

### **Electrical Specifications - DC Characteristics and Operating Conditions**

**Table 32: DC Characteristics and Operating Conditions (3.3V)** 

Parameter	Conditions	Symbol	Min	Тур	Max	Unit	Notes
Sequential READ current	${}^{t}RC = {}^{t}RC \text{ (MIN); CE#} = V_{IL};$ $I_{OUT} = 0\text{mA}$	I <sub>CC1</sub>	-	15	30	mA	4
PROGRAM current	_	I <sub>CC2</sub>	_	15	30	mA	4
ERASE current	_	I <sub>CC3</sub>	-	15	30	mA	4
Standby current (TTL)	$CE\# = V_{IH};$ $WP\# = 0V/V_{CC}$	I <sub>SB1</sub>	-	-	1	mA	
Standby current (CMOS)	$CE# = V_{CC} - 0.2V;$ $WP# = 0V/V_{CC}$	I <sub>SB2</sub>	-	20	100	μΑ	
Staggered power-up cur- rent	Rise time = 1ms Line capacitance = 0.1µF	I <sub>ST</sub>	-	-	10 per die	mA	1
Input leakage current	$V_{IN} = 0V \text{ to } V_{CC}$	I <sub>LI</sub>	-	_	±10	μΑ	
Output leakage current	$V_{OUT} = 0V \text{ to } V_{CC}$	I <sub>LO</sub>	-	_	±10	μΑ	
Input high voltage	I/O[7:0], I/O[15:0], CE#, CLE, ALE, WE#, RE#, WP#, R/B#	V <sub>IH</sub>	0.8 x V <sub>CC</sub>	-	V <sub>CC</sub> + 0.3	V	
Input low voltage, all inputs	-	V <sub>IL</sub>	-0.3	-	0.2 x V <sub>CC</sub>	V	
Output high voltage	$I_{OH} = -400 \mu A$	V <sub>OH</sub>	0.67 x V <sub>CC</sub>	-	-	V	2
Output low voltage	$I_{OL} = -2.1 \text{mA}$	V <sub>OL</sub>	_	-	0.4	V	2
Output low current	V <sub>OL</sub> = 0.4V	I <sub>OL</sub> (R/B#)	8	10	_	mA	3

- Notes: 1. Measurement is taken with 1ms averaging intervals and begins after V<sub>CC</sub> reaches V<sub>CC</sub> (MIN).
  - 2. I<sub>OL</sub> (R/B#) may need to be relaxed if R/B pull-down strength is not set to full.
  - 3. V<sub>OH</sub> and V<sub>OI</sub> may need to be relaxed if I/O drive strength is not set to full.
  - 4. Typical and maximum values are for single-plane operation only. If the device supports dual-plane operation, values are 25mA (TYP) and 35mA (Max).



#### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP **Electrical Specifications – DC Characteristics and Operating Conditions**

#### **Table 33: DC Characteristics and Operating Conditions (1.8V)**

Parameter	Conditions	Symbol	Min	Тур	Max	Unit	Notes
Sequential READ current	${}^{t}RC = {}^{t}RC \text{ (MIN); CE#} = V_{IL};$ $I_{OUT} = 0\text{mA}$	I <sub>CC1</sub>	-	13	20	mA	1, 2
PROGRAM current	_	I <sub>CC2</sub>	_	10	20	mA	1, 2
ERASE current	-	I <sub>CC3</sub>	-	10	20	mA	1, 2
Standby current (TTL)	$CE\# = V_{IH};$ $LOCK = WP\# = 0V/V_{CC}$	I <sub>SB1</sub>	-	_	1	mA	
Standby current (CMOS)	$CE# = V_{CC} - 0.2V;$ $LOCK = WP# = 0V/V_{CC}$	I <sub>SB2</sub>	-	10	50	μΑ	
Staggered power-up cur- rent	Rise time = 1ms Line capacitance = 0.1µF	I <sub>ST</sub>	-	_	10 per die	mA	3
Input leakage current	$V_{IN} = 0V \text{ to } V_{CC}$	ILI	-	_	±10	μΑ	
Output leakage current	$V_{OUT} = 0V \text{ to } V_{CC}$	I <sub>LO</sub>	-	_	±10	μΑ	
Input high voltage	I/O[7:0], I/O[15:0], CE#, CLE, ALE, WE#, RE#, WP#, R/B#, LOCK	V <sub>IH</sub>	0.8 x V <sub>CC</sub>	_	V <sub>CC</sub> + 0.3	V	
Input low voltage, all inputs	-	V <sub>IL</sub>	-0.3	_	0.2 x V <sub>CC</sub>	V	
Output high voltage	$I_{OH} = -100 \mu A$	V <sub>OH</sub>	V <sub>CC</sub> - 0.1	_	_	V	4
Output low voltage	I <sub>OL</sub> = -100μA	V <sub>OL</sub>	-	_	0.1	V	4
Output low current	V <sub>OL</sub> = 0.2V	I <sub>OL</sub> (R/B#)	3	4	_	mA	5

- Notes: 1. Typical and maximum values are for single-plane operation only. Dual-plane operation values are 20mA (TYP) and 40mA (MAX).
  - 2. Values are for single die operations. Values could be higher for interleaved die opera-
  - 3. Measurement is taken with 1ms averaging intervals and begins after  $V_{CC}$  reaches  $V_{CC}$ (MIN).
  - 4. Test conditions for  $V_{OH}$  and  $V_{OL}$ .
  - 5. DC characteristics may need to be relaxed if R/B# pull-down strength is not set to full.



# 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Electrical Specifications – AC Characteristics and Operating Conditions

### **Electrical Specifications – AC Characteristics and Operating Conditions**

Table 34: AC Characteristics: Command, Data, and Address Input (3.3V)

Parameter	Symbol	Min	Max	Unit	Notes
ALE to data start	<sup>t</sup> ADL	70	_	ns	1
ALE hold time	<sup>t</sup> ALH	5	_	ns	
ALE setup time	<sup>t</sup> ALS	10	_	ns	
CE# hold time	<sup>t</sup> CH	5	_	ns	
CLE hold time	<sup>t</sup> CLH	5	_	ns	
CLE setup time	<sup>t</sup> CLS	10	_	ns	
CE# setup time	<sup>t</sup> CS	15	_	ns	
Data hold time	<sup>t</sup> DH	5	_	ns	
Data setup time	<sup>t</sup> DS	7	_	ns	
WRITE cycle time	tWC	20	_	ns	1
WE# pulse width HIGH	tWH	7	_	ns	1
WE# pulse width	tWP	10	_	ns	1
WP# transition to WE# LOW	tWW	100	_	ns	

Note: 1. Timing for <sup>t</sup>ADL begins in the address cycle, on the final rising edge of WE#, and ends with the first rising edge of WE# for data input.

Table 35: AC Characteristics: Command, Data, and Address Input (1.8V)

Parameter	Symbol	Min	Max	Unit	Notes
ALE to data start	<sup>t</sup> ADL	100	_	ns	1
ALE hold time	<sup>t</sup> ALH	5	_	ns	
ALE setup time	<sup>t</sup> ALS	10	_	ns	
CE# hold time	<sup>t</sup> CH	5	_	ns	
CLE hold time	<sup>t</sup> CLH	5	_	ns	
CLE setup time	<sup>t</sup> CLS	10	_	ns	
CE# setup time	<sup>t</sup> CS	25	_	ns	
Data hold time	<sup>t</sup> DH	5	_	ns	
Data setup time	<sup>t</sup> DS	10	_	ns	
WRITE cycle time	<sup>t</sup> WC	30	_	ns	1
WE# pulse width HIGH	tWH	10	_	ns	1
WE# pulse width	<sup>t</sup> WP	15	_	ns	1
WP# transition to WE# LOW	tWW	100	-	ns	

Note: 1. Timing for <sup>t</sup>ADL begins in the address cycle on the final rising edge of WE#, and ends with the first rising edge of WE# for data input.



#### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP **Electrical Specifications - AC Characteristics and Operating** Conditions

#### **Table 36: AC Characteristics: Normal Operation (1.8V)**

Note 1 applies to all

Parameter	Symbol	Min	Max	Unit	Notes
ALE to RE# delay	<sup>t</sup> AR	10	_	ns	
CE# access time	<sup>t</sup> CEA	_	30	ns	
CE# HIGH to output High-Z	<sup>t</sup> CHZ	_	50	ns	2
CLE to RE# delay	<sup>t</sup> CLR	10	_	ns	
CE# HIGH to output hold	<sup>t</sup> COH	15	_	ns	
Output High-Z to RE# LOW	<sup>t</sup> IR	0	_	ns	
READ cycle time	<sup>t</sup> RC	30	_	ns	
RE# access time	<sup>t</sup> REA	_	25	ns	
RE# HIGH hold time	<sup>t</sup> REH	10	_	ns	
RE# HIGH to output hold	<sup>t</sup> RHOH	15	_	ns	
RE# HIGH to WE# LOW	<sup>t</sup> RHW	100	_	ns	
RE# HIGH to output High-Z	<sup>t</sup> RHZ	_	65	ns	2
RE# pulse width	<sup>t</sup> RP	15	_	ns	
Ready to RE# LOW	<sup>t</sup> RR	20	_	ns	
Reset time (READ/PROGRAM/ERASE)	<sup>t</sup> RST	_	5/10/500	μs	3
WE# HIGH to busy	tWB	_	100	ns	4
WE# HIGH to RE# LOW	tWHR	80	_	ns	

- Notes: 1. AC characteristics may need to be relaxed if I/O drive strength is not set to full.
  - 2. Transition is measured ±200mV from steady-state voltage with load. This parameter is sampled and not 100% tested.
  - 3. The first time the RESET (FFh) command is issued while the device is idle, the device will be busy for a maximum of 1ms. Thereafter, the device is busy for a maximum of 5µs.
  - 4. Do not issue a new command during <sup>t</sup>WB, even if R/B# is ready.



#### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP **Electrical Specifications – AC Characteristics and Operating** Conditions

#### **Table 37: AC Characteristics: Normal Operation (3.3V)**

Note 1 applies to all

Parameter	Symbol	Min	Max	Unit	Notes
ALE to RE# delay	<sup>t</sup> AR	10	_	ns	
CE# access time	<sup>t</sup> CEA	_	25	ns	
CE# HIGH to output High-Z	<sup>t</sup> CHZ	_	30	ns	2
CLE to RE# delay	<sup>t</sup> CLR	10	_	ns	
CE# HIGH to output hold	<sup>t</sup> COH	15	_	ns	
Output High-Z to RE# LOW	<sup>t</sup> IR	0	_	ns	
READ cycle time	<sup>t</sup> RC	20	_	ns	
RE# access time	<sup>t</sup> REA	_	16	ns	
RE# HIGH hold time	<sup>t</sup> REH	7	_	ns	
RE# HIGH to output hold	<sup>t</sup> RHOH	15	_	ns	
RE# HIGH to WE# LOW	<sup>t</sup> RHW	100	_	ns	2
RE# HIGH to output High-Z	<sup>t</sup> RHZ	_	100	ns	
RE# LOW to output hold	<sup>t</sup> RLOH	5	_	ns	
RE# pulse width	<sup>t</sup> RP	10	_	ns	
Ready to RE# LOW	<sup>t</sup> RR	20	_	ns	
Reset time (READ/PROGRAM/ERASE)	<sup>t</sup> RST	_	5/10/500	μs	3
WE# HIGH to busy	<sup>t</sup> WB	_	100	ns	4
WE# HIGH to RE# LOW	tWHR	60	_	ns	

- Notes: 1. AC characteristics may need to be relaxed if I/O drive strength is not set to "full."
  - 2. Transition is measured ±200mV from steady-state voltage with load. This parameter is sampled and not 100% tested.
  - 3. The first time the RESET (FFh) command is issued while the device is idle, the device will go busy for a maximum of 1ms. Thereafter, the device goes busy for a maximum of 5µs.
  - 4. Do not issue a new command during <sup>t</sup>WB, even if R/B# is ready.



#### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP **Electrical Specifications – Program/Erase Characteristics**

### **Electrical Specifications - Program/Erase Characteristics**

#### **Table 38: Program/Erase Characteristics**


Parameter	Symbol	Тур	Max	Unit	Notes
Number of partial-page programs	NOP	_	4	cycles	1
BLOCK ERASE operation time	<sup>t</sup> BERS	2	10	ms	2
Busy time for PROGRAM CACHE operation	<sup>t</sup> CBSY	3	600	μs	3
Busy time for TWO-PLANE PROGRAM PAGE or TWO-PLANE BLOCK ERASE operation	<sup>t</sup> DBSY	0.5	1	μs	
Cache read busy time	tRCBSY	3	25	μs	
Busy time for SET FEATURES and GET FEATURES operations	<sup>t</sup> FEAT	_	1	μs	
LAST PAGE PROGRAM operation time	<sup>t</sup> LPROG	_	_	_	4
Busy time for OTP DATA PROGRAM operation if OTP is protected	tOBSY	_	30	μs	
Busy time for PROGRAM/ERASE on locked blocks	<sup>t</sup> LBSY	_	3	μs	
PROGRAM PAGE operation time	<sup>t</sup> PROG	200	600	μs	2
Power-on reset time	<sup>t</sup> POR	_	1	ms	
READ PAGE operation time	<sup>t</sup> R	-	25	μs	

- Notes: 1. Four total partial-page programs to the same page.
  - 2. Typical <sup>t</sup>PROG and <sup>t</sup>BERS time may increase for two-plane operations.
  - 3. <sup>t</sup>CBSY MAX time depends on timing between internal program completion and data-in.
  - 4. <sup>t</sup>LPROG = <sup>t</sup>PROG (last page) + <sup>t</sup>PROG (last 1 page) command load time (last page) address load time (last page) - data load time (last page).




### **Asynchronous Interface Timing Diagrams**

**Figure 73: RESET Operation** 




**Figure 74: READ STATUS Cycle** 






**Figure 75: READ STATUS ENHANCED Cycle** 



**Figure 76: READ PARAMETER PAGE** 





#### Figure 77: READ PAGE








Figure 78: READ PAGE Operation with CE# "Don't Care"






#### Figure 79: RANDOM DATA READ






**Figure 80: READ PAGE CACHE SEQUENTIAL** 






**Figure 81: READ PAGE CACHE RANDOM** 





#### Figure 82: READ ID Operation



#### **Figure 83: PROGRAM PAGE Operation**






Figure 84: PROGRAM PAGE Operation with CE# "Don't Care"






Figure 85: PROGRAM PAGE Operation with RANDOM DATA INPUT






#### **Figure 86: PROGRAM PAGE CACHE**




#### Figure 87: PROGRAM PAGE CACHE Ending on 15h






#### **Figure 88: INTERNAL DATA MOVE**



#### **Figure 89: ERASE BLOCK Operation**





4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP 1Gb: x16, x32 Mobile LPDDR2 SDRAM

#### 1Gb: x16, x32 Mobile LPDDR2 SDRAM

#### **Features**

- Ultra low-voltage core and I/O power supplies
  - $-V_{DD2} = 1.14-1.30V$
  - $-V_{\rm DDCA}/V_{\rm DDQ} = 1.14-1.30V$
  - $-V_{DD1} = 1.70 1.95V$
- Clock frequency range
  - 533-10 MHz (data rate range: 1066-20 Mb/s/pin)
- Four-bit prefetch DDR architecture
- Eight internal banks for concurrent operation
- Multiplexed, double data rate, command/address inputs; commands entered on every CK edge
- Bidirectional/differential data strobe per byte of data (DQS/DQS#)
- Programmable READ and WRITE latencies (RL/WL)
- Programmable burst lengths: 4, 8, or 16
- Per-bank refresh for concurrent operation
- Partial-array self refresh (PASR)
- Deep power-down mode (DPD)
- Selectable output drive strength (DS)
- Clock stop capability

**Table 39: S4 Configuration Addressing** 

Architecture	64 Meg x 16	32 Meg x 32	64 Meg x 32	64 Meg x 64
Die configura- tion	8 Meg x 16 x 8 banks	4 Meg x 32 x 8 banks	2 x 8 Meg x 16 x 8 banks	4 x 4 Meg x 32 x 8 banks
Row addressing	8K (A[12:0])	8K (A[12:0])	8K (A[12:0])	8K (A[12:0])
Column ad- dressing	1K (A[9:0])	512 (A[8:0])	1K (A[9:0])	512 (A[8:0])
Number of die	1	1	2	4
Die per rank	1	1	2	2
Ranks per chan- nel <sup>1</sup>	1	1	1	2

Note: 1. A channel is a complete LPDRAM interface, including command/address and data pins.

#### **General Description**

The 1Gb Mobile Low-Power DDR2 SDRAM (LPDDR2) is a high-speed CMOS, dynamic random-access memory containing 1,073,741,824 bits. The LPDDR2-S4 device is internally configured as an eight-bank DRAM. Each of the x16's 134,217,728-bit banks is organized as 8192 rows by 1024 columns by 16 bits. Each of the x32's 134,217,728-bit banks is organized as 8192 rows by 512 columns by 32 bits.



### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP 1Gb: x16, x32 Mobile LPDDR2 SDRAM

#### **General Notes**

Throughout the data sheet, figures and text refer to DQs as "DQ." DQ should be interpreted as any or all DQ collectively, unless specifically stated otherwise.

"DQS" and "CK" should be interpreted as DQS, DQS# and CK, CK# respectively, unless specifically stated otherwise. "BA" includes all BA pins used for a given density.

In timing diagrams, "CMD" is used as an indicator only. Actual signals occur on CA[9:0].

 $V_{REF}$  indicates  $V_{REFCA}$  and  $V_{REFDO}$ .

Complete functionality may be described throughout the entire document. Any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.

Any specific requirement takes precedence over a general statement.

Any functionality not specifically stated herein is considered undefined, illegal, is not supported, and will result in unknown operation.



### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP LPDDR2 Array Configuration

### **LPDDR2 Array Configuration**

The 1Gb Mobile Low-Power DDR2 SDRAM (LPDDR2) is a high-speed CMOS, dynamic random-access memory containing 1,073,741,824-bits. The device is internally configured as an eight-bank DRAM. Each of the x16's 134,217,728-bit banks is organized as 8,192 rows by 1024 columns by 16 bits. Each of the x32's 134,217,728-bit banks is organized as 8,192 rows by 512 columns by 32 bits.

#### **General Notes**

Throughout the data sheet, figures and text refer to DQs as "DQ." DQ should be interpreted as any or all DQ collectively, unless specifically stated otherwise.

"DQS" and "CK" should be interpreted as DQS\_t, DQS\_c and CK\_t, CK\_c respectively, unless specifically stated otherwise. "BA" includes all BA pins used for a given density.

Complete functionality may be described throughout the entire document. Any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.

Any specific requirement takes precedence over a general statement.

Any functionality not specifically stated herein is considered undefined, illegal, is not supported, and will result in unknown operation.



### **I<sub>DD</sub> Specifications**

#### Table 40: I<sub>DD</sub> Specifications (32 Meg x 32)

 $V_{DD2}$ ,  $V_{DDQ}$ ,  $V_{DDCA} = 1.14-1.30V$ ;  $V_{DD1} = 1.70-1.95V$ 

Parameter	Supply	Speed Grade	Unit	
rarameter	Supply	-1D		
DD01	$V_{DD1}$	6	mA	
DD02	$V_{DD2}$	30		
DD0,in	$V_{\rm DDCA} + V_{\rm DDQ}$	1		
DD2P1	$V_{DD1}$	600	μΑ	
DD2P2	$V_{DD2}$	1600		
DD2P,in	$V_{\rm DDCA} + V_{\rm DDQ}$	100		
DD2PS1	V <sub>DD1</sub>	600	μΑ	
DD2PS2	$V_{DD2}$	1600	μ	
DD2PS,in	$V_{\rm DDCA} + V_{\rm DDQ}$	100		
DD2N1	$V_{DD1}$	0.6	mA	
DD2N2	$V_{DD2}$	20		
DD2N,in	$V_{DDCA} + V_{DDQ}$	1		
DD2NS1	V <sub>DD1</sub>	0.6	mA	
DD2NS2	$V_{DD2}$	12		
DD2NS,in	$V_{DDCA} + V_{DDQ}$	1		
DD3P1	V <sub>DD1</sub>	1.4	mA	
DD3P2	$V_{DD2}$	5		
DD3P,in	$V_{DDCA} + V_{DDQ}$	0.1		
DD3PS1	$V_{DD1}$	1.4	mA	
DD3PS2	$V_{DD2}$	5		
DD3PS,in	$V_{DDCA} + V_{DDQ}$	0.1		
DD3N1	V <sub>DD1</sub>	1.5	mA	
DD3N2	$V_{DD2}$	22		
DD3N,in	$V_{DDCA} + V_{DDQ}$	1		
DD3NS1	$V_{DD1}$	1.5	mA	
DD3NS2	$V_{DD2}$	14		
DD3NS,in	$V_{DDCA} + V_{DDQ}$	1		
DD4R1	V <sub>DD1</sub>	2	mA	
DD4R2	$V_{DD2}$	180		
DD4R,in	$V_{DDCA}$	2		
DD4W1	$V_{DD1}$	2	mA	
DD4W2	$V_{DD2}$	200		
DD4W,in	$V_{DDCA} + V_{DDQ}$	1		
•				



### Table 40: I<sub>DD</sub> Specifications (32 Meg x 32) (Continued)

 $V_{DD2}$ ,  $V_{DDO}$ ,  $V_{DDCA} = 1.14-1.30V$ ;  $V_{DD1} = 1.70-1.95V$ 

Davamenter	Committee	Speed Grade	Heit
Parameter	Supply	-1D	Unit
I <sub>DD51</sub>	V <sub>DD1</sub>	20	mA
I <sub>DD52</sub>	$V_{DD2}$	70	
I <sub>DD5,in</sub>	$V_{DDCA} + V_{DDQ}$	1	
I <sub>DD5PB1</sub>	V <sub>DD1</sub>	2	mA
I <sub>DD5PB2</sub>	$V_{DD2}$	23	
I <sub>DD5PB,in</sub>	$V_{DDCA} + V_{DDQ}$	1	
I <sub>DD5AB1</sub>	V <sub>DD1</sub>	2	mA
I <sub>DD5AB2</sub>	V <sub>DD2</sub>	23	
I <sub>DD5AB,in</sub>	$V_{DDCA} + V_{DDQ}$	1	
I <sub>DD81</sub>	V <sub>DD1</sub>	50	μΑ
I <sub>DD82</sub>	$V_{DD2}$	50	
I <sub>DD8,in</sub>	$V_{DDCA} + V_{DDQ}$	20	

#### Table 41: I<sub>DD</sub> Specifications (64 Meg x 16)

 $V_{DD2}$ ,  $V_{DDQ}$ ,  $V_{DDCA}$  = 1.14–1.30V;  $V_{DD1}$  = 1.70–1.95V

Power of the control	Commiss	Speed Grade	11!4	
Parameter	Supply	-1D	Unit	
I <sub>DD01</sub>	$V_{DD1}$	6	mA	
I <sub>DD02</sub>	$V_{DD2}$	30		
I <sub>DD0,in</sub>	$V_{DDCA} + V_{DDQ}$	1		
I <sub>DD2P1</sub>	$V_{DD1}$	600	μΑ	
I <sub>DD2P2</sub>	$V_{DD2}$	1600		
I <sub>DD2P,in</sub>	$V_{DDCA} + V_{DDQ}$	100		
I <sub>DD2PS1</sub>	$V_{DD1}$	600	μA	
I <sub>DD2PS2</sub>	$V_{DD2}$	1600		
I <sub>DD2PS,in</sub>	$V_{DDCA} + V_{DDQ}$	100		
I <sub>DD2N1</sub>	$V_{DD1}$	0.6	mA	
I <sub>DD2N2</sub>	$V_{DD2}$	20		
I <sub>DD2N,in</sub>	$V_{DDCA} + V_{DDQ}$	1		
I <sub>DD2NS1</sub>	$V_{DD1}$	0.6	mA	
I <sub>DD2NS2</sub>	$V_{DD2}$	12		
I <sub>DD2NS,in</sub>	$V_{DDCA} + V_{DDQ}$	1		
I <sub>DD3P1</sub>	$V_{DD1}$	1.4	mA	
I <sub>DD3P2</sub>	$V_{DD2}$	5		
I <sub>DD3P,in</sub>	$V_{\rm DDCA} + V_{\rm DDQ}$	0.1		



### Table 41: I<sub>DD</sub> Specifications (64 Meg x 16) (Continued)

 $V_{DD2}$ ,  $V_{DDO}$ ,  $V_{DDCA} = 1.14-1.30V$ ;  $V_{DD1} = 1.70-1.95V$ 

Parameter	Summly.	Speed Grade	Unit	
rarameter	Supply	-1D		
DD3PS1	V <sub>DD1</sub>	1.4	mA	
DD3PS2	$V_{DD2}$	5		
DD3PS,in	$V_{\rm DDCA} + V_{\rm DDQ}$	0.1		
DD3N1	V <sub>DD1</sub>	1.5	mA	
DD3N2	$V_{DD2}$	22		
DD3N,in	$V_{\rm DDCA} + V_{\rm DDQ}$	1		
DD3NS1	V <sub>DD1</sub>	1.5	mA	
DD3NS2	$V_{DD2}$	14		
DD3NS,in	$V_{\rm DDCA} + V_{\rm DDQ}$	1		
DD4R1	V <sub>DD1</sub>	2	mA	
DD4R2	$V_{DD2}$	140		
DD4R,in	$V_{DDCA}$	2		
DD4W1	V <sub>DD1</sub>	2	mA	
DD4W2	$V_{DD2}$	155		
DD4W,in	$V_{\rm DDCA} + V_{\rm DDQ}$	1		
DD51	V <sub>DD1</sub>	20	mA	
DD52	$V_{DD2}$	70		
DD5,in	$V_{DDCA} + V_{DDQ}$	1		
DD5PB1	V <sub>DD1</sub>	2	mA	
DD5PB2	$V_{DD2}$	23		
DD5PB,in	$V_{\rm DDCA} + V_{\rm DDQ}$	1		
DD5AB1	$V_{DD1}$	2	mA	
DD5AB2	$V_{DD2}$	23		
DD5AB,in	$V_{\rm DDCA} + V_{\rm DDQ}$	1		
DD81	$V_{DD1}$	50	μΑ	
DD82	$V_{DD2}$	50		
DD8,in	$V_{DDCA} + V_{DDQ}$	20		

#### Table 42: I<sub>DD</sub> Specifications (64 Meg x 32, 64 Meg x 64<sup>1</sup>)

 $V_{DD}$ ,  $V_{DDQ}$ ,  $V_{DDCA}$  = 1.14–1.30V;  $V_{DD1}$  = 1.70–1.95V

Parameter	Cumulu	Speed Grade	Unit
rarameter	Supply	-1D	Onit
I <sub>DD01</sub>	V <sub>DD1</sub>	12	mA
I <sub>DD02</sub>	$V_{DD2}$	60	
I <sub>DD0,in</sub>	$V_{DDCA} + V_{DDQ}$	2	



### Table 42: I<sub>DD</sub> Specifications (64 Meg x 32, 64 Meg x 64<sup>1</sup>) (Continued)

 $V_{DD}$ ,  $V_{DDO}$ ,  $V_{DDCA} = 1.14-1.30V$ ;  $V_{DD1} = 1.70-1.95V$ 

Parameter	Supply	Speed Grade	Unit	
rarameter	Supply	-1D		
DD2P1	V <sub>DD1</sub>	1200	μΑ	
DD2P2	V <sub>DD2</sub>	3200		
DD2P,in	$V_{\rm DDCA} + V_{\rm DDQ}$	200		
DD2PS1	$V_{DD1}$	1200	μΑ	
DD2PS2	V <sub>DD2</sub>	3200		
DD2PS,in	$V_{\rm DDCA} + V_{\rm DDQ}$	200		
DD2N1	V <sub>DD1</sub>	1.2	mA	
DD2N2	V <sub>DD2</sub>	40		
DD2N,in	$V_{\rm DDCA} + V_{\rm DDQ}$	2		
DD2NS1	$V_{DD1}$	1.2	mA	
DD2NS2	$V_{DD2}$	24		
DD2NS,in	$V_{\rm DDCA} + V_{\rm DDQ}$	2		
DD3P1	V <sub>DD1</sub>	2.8	mA	
DD3P2	$V_{DD2}$	10		
DD3P,in	$V_{\rm DDCA} + V_{\rm DDQ}$	0.2		
DD3PS1	$V_{DD1}$	2.8	mA	
DD3PS2	$V_{DD2}$	10		
DD3PS,in	$V_{\rm DDCA} + V_{\rm DDQ}$	0.2		
DD3N1	$V_{DD1}$	3	mA	
DD3N2	$V_{DD2}$	44		
DD3N,in	$V_{\rm DDCA} + V_{\rm DDQ}$	2		
DD3NS1	V <sub>DD1</sub>	3	mA	
DD3NS2	$V_{DD2}$	28		
DD3NS,in	$V_{\rm DDCA} + V_{\rm DDQ}$	2		
DD4R1	$V_{DD1}$	4	mA	
DD4R2	$V_{DD2}$	280		
DD4R,in	$V_{DDCA}$	4		
DD4W1	V <sub>DD1</sub>	4	mA	
DD4W2	$V_{DD2}$	310		
DD4W,in	$V_{\rm DDCA} + V_{\rm DDQ}$	2		
DD51	V <sub>DD1</sub>	40	mA	
DD52	$V_{DD2}$	140		
DD5,in	$V_{DDCA} + V_{DDQ}$	2		
DD5PB1	V <sub>DD1</sub>	4	mA	
DD5PB2	$V_{DD2}$	46		
DD5PB,in	$V_{DDCA} + V_{DDQ}$	2		



#### Table 42: I<sub>DD</sub> Specifications (64 Meg x 32, 64 Meg x 64<sup>1</sup>) (Continued)

 $V_{DD}$ ,  $V_{DDO}$ ,  $V_{DDCA} = 1.14-1.30V$ ;  $V_{DD1} = 1.70-1.95V$ 

Parameter	Committee	Speed Grade	I I mid
rarameter	Supply	-1D	Unit
I <sub>DD5AB1</sub>	$V_{DD1}$	4	mA
I <sub>DD5AB2</sub>	$V_{DD2}$	46	
I <sub>DD5AB,in</sub>	$V_{DDCA} + V_{DDQ}$	2	
I <sub>DD81</sub>	$V_{DD1}$	100	μΑ
I <sub>DD82</sub>	$V_{DD2}$	100	
I <sub>DD8,in</sub>	$V_{DDCA} + V_{DDQ}$	40	

Note: 1. Actual I<sub>DD</sub> for the 64M x 64 QDP device is dependant on the specific states in which the memory controller operates each of the two ranks. Consult Micron's Power Calculator for LPDDR2.

#### Table 43: I<sub>DD6</sub> Partial-Array Self Refresh Current

 $V_{DD2}$ ,  $V_{DDO}$ ,  $V_{DDCA} = 1.14-1.30V$ ;  $V_{DD1} = 1.70-1.95V$ 

		I <sub>DD6</sub> Pa	rtial-Array Self Refresh	Current	
PASR	Supply	32 Meg x 32 64 Meg x 16	64 Meg x 32	64 Meg x 64	Unit
Full array	V <sub>DD1</sub>	230	460	920	μA
	V <sub>DD2</sub>	700	1400	2800	
	V <sub>DDi</sub>	20	40	80	
1/2 array	V <sub>DD1</sub>	200	400	800	
	V <sub>DD2</sub>	500	1000	2000	
	V <sub>DDi</sub>	20	40	80	
1/4 array	V <sub>DD1</sub>	190	380	760	
	V <sub>DD2</sub>	400	800	1600	
	V <sub>DDi</sub>	20	40	80	
1/8 array	V <sub>DD1</sub>	185	370	740	
	V <sub>DD2</sub>	360	720	1440	
	V <sub>DDi</sub>	20	40	80	

Note: 1. LPDDR2-S4 SDRAM devices support both bank-masking and segment-masking. I<sub>DD6</sub> PASR currents are measured using bank-masking only.



Figure 90: V<sub>DD1</sub>Typical Self-Refresh Current vs. Temperature (Per Die)





Figure 91: V<sub>DD2</sub> Typical Self-Refresh Current vs. Temperature (Per Die)





### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Functional Description


### **Functional Description**

Mobile LPDDR2 is a high-speed SDRAM internally configured as a 4- or 8-bank memory device. LPDDR2 devices use a double data rate architecture on the command/address (CA) bus to reduce the number of input pins in the system. The 10-bit CA bus is used to transmit command, address, and bank information. Each command uses one clock cycle, during which command information is transferred on both the rising and falling edges of the clock.

LPDDR2-S4 devices use a double data rate architecture on the DQ pins to achieve high-speed operation. The double data rate architecture is essentially a 4n prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or write access for the LPDDR2-S4 effectively consists of a single 4n-bit-wide, one-clock-cycle data transfer at the internal SDRAM core and four corresponding n-bit-wide, one-half-clock-cycle data transfers at the I/O pins.

Read and write accesses are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.

Accesses begin with the registration of an ACTIVATE command followed by a READ or WRITE command. The address and BA bits registered coincident with the ACTIVATE command are used to select the row and bank to be accessed. The address bits registered coincident with the READ or WRITE command are used to select the bank and the starting column location for the burst access.



**Figure 92: Functional Block Diagram** 



#### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Power-Up

#### **Power-Up**

The following sequence must be used to power up the device. Unless specified otherwise, this procedure is mandatory (see Figure 93 (page 139)). Power-up and initialization by means other than those specified will result in undefined operation.

#### 1. Voltage Ramp

While applying power (after Ta), CKE must be held LOW ( $\leq$ 0.2 × V<sub>DDCA</sub>), and all other inputs must be between V<sub>ILmin</sub> and V<sub>IHmax</sub>. The device outputs remain at High-Z while CKE is held LOW.

On or before the completion of the voltage ramp (Tb), CKE must be held LOW. DQ, DM, DQS, and DQS# voltage levels must be between  $V_{SSQ}$  and  $V_{DDQ}$  during voltage ramp to avoid latchup. CK, CK#, CS#, and CA input levels must be between  $V_{SSCA}$  and  $V_{DDCA}$  during voltage ramp to avoid latchup.

The following conditions apply for voltage ramp:

- Ta is the point when any power supply first reaches 300mV.
- Noted conditions apply between Ta and power-down (controlled or uncontrolled).
- To is the point at which all supply and reference voltages are within their defined operating ranges.
- Power ramp duration <sup>t</sup>INIT0 (Tb Ta) must not exceed 20ms.
- For supply and reference voltage operating conditions, see the Recommended DC Operating Conditions table.
- $\bullet$  The voltage difference between any of  $V_{SS}, V_{SSQ},$  and  $V_{SSCA}$  pins must not exceed 100mV.

Voltage Ramp Completion

After Ta is reached:

- $V_{DD1}$  must be greater than  $V_{DD2}$  200mV
- V<sub>DD1</sub> and V<sub>DD2</sub> must be greater than V<sub>DDCA</sub> 200mV
- $V_{DD1}$  and  $V_{DD2}$  must be greater than  $V_{DDO}$  200mV
- V<sub>REF</sub> must always be less than all other supply voltages

Beginning at Tb, CKE must remain LOW for at least  ${}^tINIT1 = 100$ ns, after which CKE can be asserted HIGH. The clock must be stable at least  ${}^tINIT2 = 5 \times {}^tCK$  prior to the first CKE LOW-to-HIGH transition (Tc). CKE, CS#, and CA inputs must observe setup and hold requirements ( ${}^tIS$ ,  ${}^tIH$ ) with respect to the first rising clock edge (and to subsequent falling and rising edges).

If any MRRs are issued, the clock period must be within the range defined for <sup>t</sup>CKb (18ns to 100ns). MRWs can be issued at normal clock frequencies as long as all AC timings are met. Some AC parameters (for example, <sup>t</sup>DQSCK) could have relaxed timings (such as <sup>t</sup>DQSCKb) before the system is appropriately configured. While keeping CKE HIGH, NOP commands must be issued for at least <sup>t</sup>INIT3 = 200µs (Td).

#### 2. RESET Command

After <sup>t</sup>INIT3 is satisfied, the MRW RESET command must be issued (Td). An optional PRECHARGE ALL command can be issued prior to the MRW RESET command.

Wait at least <sup>t</sup>INIT4 while keeping CKE asserted and issuing NOP commands.





#### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Power-Up

#### 3. MRRs and Device Auto Initialization (DAI) Polling

After <sup>t</sup>INIT4 is satisfied (Te), only MRR commands and power-down entry/exit commands are supported. After Te, CKE can go LOW in alignment with power-down entry and exit specifications (see Power-Down (page 191)).

The MRR command can be used to poll the DAI bit, which indicates when device auto initialization is complete; otherwise, the controller must wait a minimum of <sup>1</sup>INIT5, or until the DAI bit is set, before proceeding.

Because the memory output buffers are not properly configured by Te, some AC parameters must use relaxed timing specifications before the system is appropriately configured.

After the DAI bit (MR0, DAI) is set to zero by the memory device (DAI complete), the device is in the idle state (Tf). DAI status can be determined by issuing the MRR command to MR0.

The device sets the DAI bit no later than <sup>t</sup>INIT5 after the RESET command. The controller must wait at least <sup>t</sup>INIT5 or until the DAI bit is set before proceeding.

#### 4. ZQ Calibration

After <sup>t</sup>INIT5 (Tf), the MRW initialization calibration (ZQ calibration) command can be issued to the memory (MR10).

This command is used to calibrate output impedance over process, voltage, and temperature. In systems where more than one Mobile LPDDR2 device exists on the same bus, the controller must not overlap MRW ZQ calibration commands. The device is ready for normal operation after <sup>t</sup>ZQINIT.

#### 5. Normal Operation

After (Tg), MRW commands must be used to properly configure the memory (output buffer drive strength, latencies, etc.). Specifically, MR1, MR2, and MR3 must be set to configure the memory for the target frequency and memory configuration.


After the initialization sequence is complete, the device is ready for any valid command. After Tg, the clock frequency can be changed using the procedure described in Input Clock Frequency Changes and Clock Stop with CKE HIGH (page 200).





### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Power-Off

Figure 93: Voltage Ramp and Initialization Sequence



Note: 1. High-Z on the CA bus indicates valid NOP.

**Table 44: Initialization Timing Parameters** 

	Value				
Parameter	Min Max		Unit	Comment	
tINIT0	_	20	ms	Maximum voltage ramp time	
tINIT1	100	_	ns	Minimum CKE LOW time after completion of voltage ramp	
tINIT2	5	_	<sup>t</sup> CK	Minimum stable clock before first CKE HIGH	
tINIT3	200	_	μs	Minimum idle time after first CKE assertion	
<sup>t</sup> INIT4	1	_	μs	Minimum idle time after RESET command	
tINIT5	_	10	μs	Maximum duration of device auto initialization	
<sup>t</sup> ZQINIT	1	_	μs	ZQ initial calibration (S4 devices only)	
<sup>t</sup> CKb	18	100	ns	Clock cycle time during boot	

Note: 1. The <sup>t</sup>INITO maximum specification is not a tested limit and should be used as a general guideline. For voltage ramp times exceeding <sup>t</sup>INITO MAX, please contact the factory.

### **Initialization After RESET (Without Voltage Ramp)**

If the RESET command is issued before or after the power-up initialization sequence, the reinitialization procedure must begin at Td.

#### **Power-Off**

While powering off, CKE must be held LOW ( $\leq$ 0.2 × V<sub>DDCA</sub>); all other inputs must be between V<sub>ILmin</sub> and V<sub>IHmax</sub>. The device outputs remain at High-Z while CKE is held LOW.



### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Mode Register Definition

DQ, DM, DQS, and DQS# voltage levels must be between  $V_{SSQ}$  and  $V_{DDQ}$  during the power-off sequence to avoid latchup. CK, CK#, CS#, and CA input levels must be between  $V_{SSCA}$  and  $V_{DDCA}$  during the power-off sequence to avoid latchup.

Tx is the point where any power supply drops below the minimum value specified in the Recommended DC Operating Conditions table.

Tz is the point where all power supplies are below 300mV. After Tz, the device is powered off.

#### Required Power Supply Conditions Between Tx and Tz:

- $V_{DD1}$  must be greater than  $V_{DD2}$  200mV
- $\bullet~V_{DD1}$  must be greater than  $V_{DDCA}$  200mV
- V<sub>DD1</sub> must be greater than V<sub>DDO</sub> 200mV
- V<sub>REF</sub> must always be less than all other supply voltages

The voltage difference between V<sub>SS</sub>, V<sub>SSQ</sub>, and V<sub>SSCA</sub> must not exceed 100mV.

For supply and reference voltage operating conditions, see Recommended DC Operating Conditions table.

#### **Uncontrolled Power-Off**

When an uncontrolled power-off occurs, the following conditions must be met:

- At Tx, when the power supply drops below the minimum values specified in the Recommended DC Operating Conditions table, all power supplies must be turned off and all power-supply current capacity must be at zero, except for any static charge remaining in the system.
- After Tz (the point at which all power supplies first reach 300mV), the device must power off. The time between Tx and Tz must not exceed  $^tPOFF$ . During this period, the relative voltage between power supplies is uncontrolled.  $V_{DD1}$  and  $V_{DD2}$  must decrease with a slope lower than  $0.5\,V/\mu s$  between Tx and Tz.

An uncontrolled power-off sequence can occur a maximum of 400 times over the life of the device.

**Table 45: Power-Off Timing** 

Parameter	Symbol	Min	Max	Unit
Maximum power-off ramp time	<sup>t</sup> POFF	_	2	sec

### **Mode Register Definition**

LPDDR2 devices contain a set of mode registers used for programming device operating parameters, reading device information and status, and for initiating special operations such as DQ calibration, ZQ calibration, and device reset.

### **Mode Register Assignments and Definitions**

The MRR command is used to read from a register. The MRW command is used to write to a register. An "R" in the access column of the mode register assignment table indicates read-only; a "W" indicates write-only; "R/W" indicates read or write capable or enabled.



# 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Mode Register Definition

#### **Table 46: Mode Register Assignments**

Notes 1-5 apply to all parameters and conditions

MR#	MA[7:0]	Function	Access	OP7	OP6	OP5	OP4	ОР3	OP2	OP1	ОР0	Link
0	00h	Device info	R		RFU		RZ	QI	DNVI	DI	DAI	go to MR0
1	01h	Device feature 1	W	nW	/R (for A	<b>ΔP</b> )	WC	ВТ		BL		go to MR1
2	02h	Device feature 2	W		RF	·U			RL an	d WL		go to MR2
3	03h	I/O config-1	W		RF	·U			D	S		go to MR3
4	04h	SDRAM refresh rate	R	TUF		RF	:U		Re	fresh ra	ate	go to MR4
5	05h	Basic config-1	R			LPDD	R2 Mar	nufactu	rer ID			go to MR5
6	06h	Basic config-2	R				Revisi	on ID1				go to MR6
7	07h	Basic config-3	R				Revisi	on ID2				go to MR7
8	08h	Basic config-4	R	I/O v	vidth		Der	sity		Ту	ре	go to MR8
9	09h	Test mode	W			Vendo	or-speci	fic test	mode			go to MR9
10	0Ah	I/O calibration	W			C	alibrat	ion cod	e			go to MR10
11–15	0Bh ≈ 0Fh	Reserved	_	RFU						go to MR11		
16	10h	PASR_Bank	W	W Bank mask					go to MR16			
17	11h	PASR_Seg	W	W Segment mask						go to MR17		
18–19	12h–13h	Reserved	_				RI	U				go to MR18
20–31	14h-1Fh			Re	eserved	for NV	M					MR20-MR30
32	20h	DQ calibration pattern A	R			See T	able 83	(page	187).			go to MR32
33–39	21h–27h	Do not use										go to MR33
40	28h	DQ calibration pattern B	R			See T	able 83	(page	187).			go to MR40
41–47	29h–2Fh	Do not use										go to MR41
48–62	30h–3Eh	Reserved	_				RI	·U				go to MR48
63	3Fh	RESET	W				)	<				go to MR63
64–126	40h–7Eh	Reserved	_	RFU				go to MR64				
127	7Fh	Do not use						go to MR127				
128–190	80h–BEh	Reserved for ven	dor use	RVU				go to MR128				
191	BFh	Do not use						go to MR191				
192–254	C0h-FEh	Reserved for ven	dor use	RVU				go to MR192				
255	FFh	Do not use										go to MR255

- Notes: 1. RFU bits must be set to 0 during MRW.
  - 2. RFU bits must be read as 0 during MRR.
  - 3. For READs to a write-only or RFU register, DQS will be toggled and undefined data is returned.
  - 4. RFU mode registers must not be written.
  - 5. WRITEs to read-only registers must have no impact on the functionality of the device.



#### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP **Mode Register Definition**

Table 47: MR0 Device Information (MA[7:0] = 00h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	RFU		RZQI		DNVI	DI	DAI

#### **Table 48: MR0 Op-Code Bit Definitions**

Notes 1-4 apply to all parameters and conditions

Register Information	Tag	Туре	OP	Definition
Device auto initialization	DAI	Read-only	OP0	0b: DAI complete
status				1b: DAI in progress
Device information	DI	Read-only	OP1	0b
				1b: NVM
Data not valid information	DNVI	Read-only	OP2	0b: DNVI not supported
Built-in self test for RZQ	RZQI	Read-only	OP[4:3]	00b: RZQ self test not supported
information				01b: ZQ pin might be connected to $V_{\text{DDCA}}$ or left floating
				10b: ZQ pin might be shorted to ground
				11b: ZQ pin self test complete; no error condition detected

- Notes: 1. If RZQI is supported, it will be set upon completion of the MRW ZQ initialization calibra-
  - 2. If ZQ is connected to  $V_{DDCA}$  to set default calibration, OP[4:3] must be set to 01. If ZQ is not connected to  $V_{DDCA}$ , either OP[4:3] = 01 or OP[4:3] = 10 could indicate a ZQ-pin assembly error. It is recommended that the assembly error be corrected.
  - 3. In the case of a possible assembly error (either OP[4:3] = 01 or OP[4:3] = 10, as defined above), the device will default to factory trim settings for R<sub>ON</sub> and will ignore ZQ calibration commands. In either case, the system might not function as intended.
  - 4. If a ZQ self test returns a value of 11b, this indicates that the device has detected a resistor connection to the ZQ pin. Note that this result cannot be used to validate the ZQ resistor value, nor does it indicate that the ZQ resistor tolerance meets the specified limits (240 ohms ±1%).

Table 49: MR1 Device Feature 1 (MA[7:0] = 01h)

0	P7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	1	nWR (for AP	)	WC	ВТ		BL	



# 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Mode Register Definition

#### **Table 50: MR1 Op-Code Bit Definitions**

Feature	Туре	OP	Definition	Notes
BL = burst length	Write-only	OP[2:0]	010b: BL4 (default)	
			011b: BL8	
			100b: BL16	
			All others: Reserved	
BT = burst type	Write-only	OP3	0b: Sequential (default)	
			1b: Interleaved	
WC = wrap control	Write-only	OP4	0b: Wrap (default)	
			1b: No wrap	
$nWR = number of ^tWR clock$	Write-only	OP[7:5]	001b: nWR = 3 (default)	1
cycles			010b: <i>n</i> WR = 4	
			011b: <i>n</i> WR = 5	
			100b: <i>n</i> WR = 6	
			101b: <i>n</i> WR = 7	
			110b: <i>n</i> WR = 8	
			All others: Reserved	

Note: 1. The programmed value in *n*WR register is the number of clock cycles that determines when to start internal precharge operation for a WRITE burst with AP enabled. It is determined by RU (<sup>t</sup>WR/<sup>t</sup>CK).

#### Table 51: Burst Sequence by Burst Length (BL), Burst Type (BT), and Wrap Control (WC)

Notes 1-5 apply to all parameters and conditions

							Burst Cycle Number and Burst Address Sequence															
BL	ВТ	<b>C3</b>	C2	<b>C1</b>	C0	wc	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
4	Any	Х	Х	0b	0b	Wrap	0	1	2	3												
		Х	Х	1b	0b		2	3	0	1												
	Any	Х	Х	Х	0b	No wrap	У	<i>y</i> + 1	y + 2	<i>y</i> + 3												
8	Seq	Х	0b	0b	0b	Wrap	0	1	2	3	4	5	6	7								
		Х	0b	1b	0b		2	3	4	5	6	7	0	1								
		Х	1b	0b	0b		4	5	6	7	0	1	2	3								
		Х	1b	1b	0b		6	7	0	1	2	3	4	5								
	Int	Х	0b	0b	0b		0	1	2	3	4	5	6	7								
		Х	0b	1b	0b		2	3	0	1	6	7	4	5								
		Χ	1b	0b	0b		4	5	6	7	0	1	2	3								
		Χ	1b	1b	0b		6	7	4	5	2	M	0	1								
	Any	Х	Х	Х	0b	No	Illegal (not supported)															
						wrap																



#### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP **Mode Register Definition**

Table 51: Burst Sequence by Burst Length (BL), Burst Type (BT), and Wrap Control (WC) (Continued)

Notes 1-5 apply to all parameters and conditions

		,, ,,						Burst Cycle Number and Burst Address Sequence														
BL	ВТ	C3	C2	<b>C1</b>	C0	wc	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
16	Seq	0b	0b	0b	0b	Wrap	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
		0b	0b	1b	0b		2	3	4	5	6	7	8	9	Α	В	С	D	Е	F	0	1
		0b	1b	0b	0b		4	5	6	7	8	9	Α	В	С	D	Е	F	0	1	2	3
		0b	1b	1b	0b		6	7	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5
		1b	0b	0b	0b		8	9	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7
		1b	0b	1b	0b		Α	В	С	D	Е	F	0	1	2	3	4	5	6	7	8	9
		1b	1b	0b	0b		С	D	Е	F	0	1	2	3	4	5	6	7	8	9	Α	В
		1b	1b	1b	0b		Е	F	0	1	2	3	4	5	6	7	8	9	Α	В	С	D
	Int	Х	Х	Х	0b							II	legal	(not	supp	ortec	d)					
	Any	Х	Х	Х	0b	No						II	legal	(not	supp	ortec	d)					
						wrap																

- Notes: 1. C0 input is not present on CA bus. It is implied zero.
  - 2. For BL = 4, the burst address represents C[1:0].
  - 3. For BL = 8, the burst address represents C[2:0].
  - 4. For BL = 16, the burst address represents C[3:0].
  - 5. For no-wrap, BL4, the burst must not cross the page boundary or the sub-page boundary. The variable y can start at any address with C0 equal to 0, but must not start at any address shown in the following table.

**Table 52: No-Wrap Restrictions** 

Width	64Mb	128Mb/256Mb	512Mb/1Gb/2Gb	4Gb/8Gb							
Cannot cross full-page boundary											
x16	FE, FF, 00, 01	1FE, 1FF, 000, 001	3FE, 3FF, 000, 001	7FE, 7FF, 000, 001							
x32	7E, 7F, 00, 01	FE, FF, 00, 01	1FE, 1FF, 000, 001	3FE, 3FF, 000, 001							
Cannot cross sub-page boundary											
x16	7E, 7F, 80, 81	0FE, 0FF, 100, 101	1FE, 1FF, 200, 201	3FE, 3FF, 400, 401							
x32	None	None	None	None							

Note: 1. No-wrap BL = 4 data orders shown are prohibited.

Table 53: MR2 Device Feature 2 (MA[7:0] = 02h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	RF	U			RL an	d WL	



# 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Mode Register Definition

### **Table 54: MR2 Op-Code Bit Definitions**

Feature	Туре	OP	Definition
RL and	Write-only	OP[3:0]	0001b: RL3/WL1 (default)
WL			0010b: RL4/WL2
			0011b: RL5/WL2
			0100b: RL6/WL3
			0101b: RL7/WL4
			0110b: RL8/WL4
			All others: Reserved

### **Table 55: MR3 I/O Configuration 1 (MA[7:0] = 03h)**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	RF	U			D	S	

### **Table 56: MR3 Op-Code Bit Definitions**

Feature	Туре	OP	Definition
DS	Write-only	OP[3:0]	0000b: Reserved
			0001b: 34.3 ohm typical
			0010b: 40 ohm typical (default)
			0011b: 48 ohm typical
			0100b: 60 ohm typical
			0101b: Reserved
			0110b: 80 ohm typical
			0111b: 120 ohm typical
			All others: Reserved

### Table 57: MR4 Device Temperature (MA[7:0] = 04h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
TUF		RF	U		SDR	AM refresh	rate



### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP **Mode Register Definition**

#### **Table 58: MR4 Op-Code Bit Definitions**

Notes 1-10 apply to all parameters and conditions

Feature	Туре	OP	Definition
SDRAM refresh	Read-only	OP[2:0]	000b: SDRAM low temperature operating limit exceeded
rate		001b: 4 × <sup>t</sup> REFI, 4 × <sup>t</sup> REFIpb, 4 × <sup>t</sup> REFW	
		010b: 2 × <sup>t</sup> REFI, 2 × <sup>t</sup> REFIpb, 2 × <sup>t</sup> REFW	
			011b: 1 × <sup>t</sup> REFI, 1 × <sup>t</sup> REFIpb, 1 × <sup>t</sup> REFW (≤85°C)
			100b: Reserved
			101b: $0.25 \times {}^{t}$ REFI, $0.25 \times {}^{t}$ REFIpb, $0.25 \times {}^{t}$ REFW, do not derate SDRAM AC timing
			110b: 0.25 × <sup>t</sup> REFI, 0.25 × <sup>t</sup> REFIpb, 0.25 × <sup>t</sup> REFW, derate SDRAM AC timing
			111b: SDRAM high temperature operating limit exceeded
Temperature up-			0b: OP[2:0] value has not changed since last read of MR4
date flag (TUF)			1b: OP[2:0] value has changed since last read of MR4

- Notes: 1. A MODE REGISTER READ from MR4 will reset OP7 to 0.
  - 2. OP7 is reset to 0 at power-up.
  - 3. If OP2 = 1, the device temperature is greater than  $85^{\circ}C$ .
  - 4. OP7 is set to 1 if OP[2:0] has changed at any time since the last MR4 read.
  - 5. The device might not operate properly when OP[2:0] = 000b or 111b.
  - 6. For specified operating temperature range and maximum operating temperature, refer to the Operating Temperature Range table.
  - 7. LPDDR2 devices must be derated by adding 1.875ns to the following core timing parameters: <sup>t</sup>RCD, <sup>t</sup>RC, <sup>t</sup>RAS, <sup>t</sup>RP, and <sup>t</sup>RRD. The <sup>t</sup>DQSCK parameter must be derated as specified in AC Timing. Prevailing clock frequency specifications and related setup and hold timings remain unchanged.
  - 8. The recommended frequency for reading MR4 is provided in Temperature Sensor (page 184).
  - 9. While the AT grade product is guaranteed to operate from T<sub>CASE</sub> –40°C to 105°C, the temperature sensor accuracy relative to this is not guaranteed. The temperature sensor embedded in the LPDDR2 device is not an accurate reflection of the DRAM T<sub>CASF</sub> operating temperature. Sampling of the sensor has shown up to a ±7°C variance from actual  $T_{CASE}$ .
  - 10. The temperature sensor does not work above 105°C, but the functionalities here described in this datasheet are guaranteed for products range up to 125°C (AUT).

#### Table 59: MR5 Basic Configuration 1 (MA[7:0] = 05h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
		L	PDDR2 Mar	nufacturer II	)		

#### **Table 60: MR5 Op-Code Bit Definitions**

Feature	Туре	OP	Definition
Manufacturer ID	Read-only	OP[7:0]	0000 0011b:
			All others: Reserved



# 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Mode Register Definition

### Table 61: MR6 Basic Configuration 2 (MA[7:0] = 06h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			Revisio	on ID1			

Note: 1. MR6 is vendor-specific.

### **Table 62: MR6 Op-Code Bit Definitions**

Feature	Туре	OP	Definition
Revision ID1	Read-only	OP[7:0]	0000 0000b: Version A
			0000 0001b: Version B
			0000 0010b: Version C
			0000 0011b: Version D

### Table 63: MR7 Basic Configuration 3 (MA[7:0] = 07h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			Revisio	on ID2			

### **Table 64: MR7 Op-Code Bit Definitions**

Feature	Туре		Definition	
Revision ID2	Read-only	OP[7:0]	0000 0000b: Version A	

Note: 1. MR7 is vendor-specific.

### Table 65: MR8 Basic Configuration 4 (MA[7:0] = 08h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
I/O v	O width		Den	sity		Ту	ре

#### **Table 66: MR8 Op-Code Bit Definitions**

Feature	Туре	OP	Definition
Туре	Read-only	OP[1:0]	00b
			01b
			10b: NVM
			11b: Reserved



### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP **Mode Register Definition**

### **Table 66: MR8 Op-Code Bit Definitions (Continued)**

Feature	Туре	OP	Definition
Density	Read-only	OP[5:2]	0000b: 64Mb
			0001b: 128Mb
			0010b: 256Mb
			0011b: 512Mb
			0100b: 1Gb
			0101b: 2Gb
			0110b: 4Gb
			0111b: 8Gb
			1000b: 16Gb
			1001b: 32Gb
			All others: Reserved
I/O width	Read-only	OP[7:6]	00b: x32
			01b: x16
			10b: x8
			11b: not used

### Table 67: MR9 Test Mode (MA[7:0] = 09h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
		V	endor-speci	fic test mod	е		

### Table 68: MR10 Calibration (MA[7:0] = 0Ah)

	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
<b>S4</b>				Calibrati	on code			

### **Table 69: MR10 Op-Code Bit Definitions**

Notes 1-4 apply to all parameters and conditions

Feature	Туре	OP	Definition
Calibration code	Write-only	OP[7:0]	0xFF: Calibration command after initialization
			0xAB: Long calibration
			0x56: Short calibration
			0xC3: ZQRESET
			All others: Reserved

- Notes: 1. Host processor must not write MR10 with reserved values.
  - 2. The device ignores calibration commands when a reserved value is written into MR10.
  - 3. See AC timing table for the calibration latency.



## 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Mode Register Definition

4. If ZQ is connected to V<sub>SSCA</sub> through R<sub>ZQ</sub>, either the ZQ calibration function (see MRW ZQ Calibration Commands (page 189)) or default calibration (through the ZQRESET command) is supported. If ZQ is connected to V<sub>DDCA</sub>, the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection must not change after power is supplied to the device.

#### Table 70: MR[11:15] Reserved (MA[7:0] = 0Bh-0Fh)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			Rese	rved			

#### Table 71: MR16 PASR Bank Mask (MA[7:0] = 010h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
		Bar	nk mask (4-b	ank or 8-ba	nk)		

### **Table 72: MR16 Op-Code Bit Definitions**

Feature	Туре	OP	Definition		
Bank[7:0] mask	Write-only	OP[7:0]	0b: refresh enable to the bank = unmasked (default)		
			1b: refresh blocked = masked		

Note: 1. For 4-bank devices, only OP[3:0] are used.

### Table 73: MR17 PASR Segment Mask (MA[7:0] = 011h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			Segmer	nt mask			

Note: 1. This table applies for 1Gb to 8Gb devices only.

#### **Table 74: MR17 PASR Segment Mask Definitions**

Feature	Туре	OP	Definition
Segment[7:0] mask	mask Write-only OP[7:0]		0b: refresh enable to the segment: = unmasked (default)
			1b: refresh blocked: = masked

#### Table 75: MR17 PASR Row Address Ranges in Masked Segments

			1Gb 2Gb, 4Gb		8Gb	
Segment	OP	Segment Mask	R[12:10]	R[13:11]	R[14:12]	
0	0	XXXXXXX1	000b			
1	1	XXXXXX1X	001b			
2	2	XXXXX1XX	010b			
3	3	XXXX1XXX	011b			



# 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Mode Register Definition

Table 75: MR17 PASR Row Address Ranges in Masked Segments (Continued)

			1Gb	2Gb, 4Gb	8Gb	
Segment	OP	Segment Mask	R[12:10]	R[13:11]	R[14:12]	
4	4	XXX1XXXX	100b			
5	5	XX1XXXXX	101b			
6	6	X1XXXXXX	110b			
7	7	1XXXXXXX	111b			

Note: 1. X is "Don't Care" for the designated segment.

**Table 76: Reserved Mode Registers** 

Mode Reg- ister	MA	Address	Restriction	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
MR[18:19]	MA[7:0]	12h-13h	RFU	017	010	013		rved	012	011	010
MR[20:31]		14h–1Fh	NVM <sup>1</sup>								
MR[33:39]		21h–27h	DNU <sup>1</sup>								
MR[41:47]		29h–2Fh									
MR[48:62]		30h–3Eh	RFU								
MR[64:126]		40h–7Eh	RFU								
MR127		7Fh	DNU								
MR[128:190]		80h–BEh	RVU <sup>1</sup>								
MR191		BFh	DNU								
MR[192:254]		C0h-FEh	RVU								
MR255		FFh	DNU								

Note: 1. NVM = nonvolatile memory use only; DNU = Do not use; RVU = Reserved for vendor use.

### Table 77: MR63 RESET (MA[7:0] = 3Fh) - MRW Only

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
X								


Note: 1. For additional information on MRW RESET see MODE REGISTER WRITE Command (page 188).



#### **ACTIVATE Command**

The ACTIVATE command is issued by holding CS# LOW, CA0 LOW, and CA1 HIGH at the rising edge of the clock. The bank addresses BA[2:0] are used to select the desired bank. Row addresses are used to determine which row to activate in the selected bank. The ACTIVATE command must be applied before any READ or WRITE operation can be executed. The device can accept a READ or WRITE command at <sup>t</sup>RCD after the ACTIVATE command is issued. After a bank has been activated, it must be precharged before another ACTIVATE command can be applied to the same bank. The bank active and precharge times are defined as <sup>t</sup>RAS and <sup>t</sup>RP, respectively. The minimum time interval between successive ACTIVATE commands to the same bank is determined by the RAS cycle time of the device (<sup>t</sup>RC). The minimum time interval between ACTIVATE commands to different banks is <sup>t</sup>RRD.

**Figure 94: ACTIVATE Command** 



Notes:

- 1.  ${}^{t}RCD = 3$ ,  ${}^{t}RP = 3$ ,  ${}^{t}RRD = 2$ .
- 2. A PRECHARGE ALL command uses <sup>t</sup>RPab timing, and a single-bank PRECHARGE command uses <sup>t</sup>RPpb timing. In this figure, <sup>t</sup>RP is used to denote either an all-bank PRECHARGE or a single-bank PRECHARGE.

### **8-Bank Device Operation**

Two rules regarding 8-bank device operation must be observed. One rule restricts the number of sequential ACTIVATE commands that can be issued; the second provides additional RAS precharge time for a PRECHARGE ALL command.


The 8-Bank Device Sequential Bank Activation Restriction: No more than four banks can be activated (or refreshed, in the case of REFpb) in a rolling  ${}^{t}FAW$  window. To convert to clocks, divide  ${}^{t}FAW[ns]$  by  ${}^{t}CK[ns]$ , and round up to the next integer value. For example, if RU( ${}^{t}FAW/{}^{t}CK$ ) is 10 clocks, and an ACTIVATE command is issued in clock n, no more than three further ACTIVATE commands can be issued at or between clock n + 1 and n + 9. REFpb also counts as bank activation for purposes of  ${}^{t}FAW$ .

**The 8-Bank Device PRECHARGE ALL Provision:** <sup>t</sup>RP for a PRECHARGE ALL command must equal <sup>t</sup>RPab, which is greater than <sup>t</sup>RPpb.



### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Read and Write Access Modes

Figure 95: tFAW Timing (8-Bank Devices)



Note: 1. Exclusively for 8-bank devices.

### **Read and Write Access Modes**

After a bank is activated, a READ or WRITE command can be issued with CS# LOW, CA0 HIGH, and CA1 LOW at the rising edge of the clock. CA2 must also be defined at this time to determine whether the access cycle is a READ operation (CA2 HIGH) or a WRITE operation (CA2 LOW). A single READ or WRITE command initiates a burst READ or burst WRITE operation on successive clock cycles.

A new burst access must not interrupt the previous 4-bit burst operation when BL = 4. When BL = 8 or BL = 16, READs can be interrupted by READs and WRITEs can be interrupted by WRITEs, provided that the interrupt occurs on a 4-bit boundary and that  ${}^{t}CCD$  is met.


### **Burst READ Command**

The burst READ command is initiated with CS# LOW, CA0 HIGH, CA1 LOW, and CA2 HIGH at the rising edge of the clock. The command address bus inputs, CA5r–CA6r and CA1f–CA9f, determine the starting column address for the burst. The read latency (RL) is defined from the rising edge of the clock on which the READ command is issued to the rising edge of the clock from which the  $^t\mathrm{DQSCK}$  delay is measured. The first valid data is available RL ×  $^t\mathrm{CK}$  +  $^t\mathrm{DQSCK}$  +  $^t\mathrm{DQSQ}$  after the rising edge of the clock when the READ command is issued. The data strobe output is driven LOW  $^t\mathrm{RPRE}$  before the first valid rising strobe edge. The first bit of the burst is synchronized with the first rising edge of the data strobe. Each subsequent data-out appears on each DQ pin, edgealigned with the data strobe. The RL is programmed in the mode registers.

Pin input timings for the data strobe are measured relative to the crosspoint of DQS and its complement, DQS#.




Figure 96: READ Output Timing – <sup>t</sup>DQSCK (MAX)



Notes: 1. <sup>t</sup>DQSCK can span multiple clock periods.

2. An effective burst length of 4 is shown.

Figure 97: READ Output Timing - <sup>t</sup>DQSCK (MIN)



Note: 1. An effective burst length of 4 is shown.



Figure 98: Burst READ - RL = 5, BL = 4, <sup>t</sup>DQSCK > <sup>t</sup>CK







Figure 99: Burst READ - RL = 3, BL = 8, <sup>t</sup>DQSCK < <sup>t</sup>CK





#### Figure 100: <sup>t</sup>DQSCKDL Timing







Notes: 1.  ${}^{t}DQSCKDL = ({}^{t}DQSCKn - {}^{t}DQSCKm)$ .

2. <sup>t</sup>DQSCKDL (MAX) is defined as the maximum of ABS (<sup>t</sup>DQSCK*n* - <sup>t</sup>DQSCK*m*) for any (<sup>t</sup>DQSCK*n*, <sup>t</sup>DQSCK*m*) pair within any 32ms rolling window.



### Figure 101: <sup>t</sup>DQSCKDM Timing







Notes: 1.  ${}^{t}DQSCKDM = ({}^{t}DQSCKn - {}^{t}DQSCKm)$ .

2. <sup>t</sup>DQSCKDM (MAX) is defined as the maximum of ABS (<sup>t</sup>DQSCK*n* - <sup>t</sup>DQSCK*m*) for any (<sup>t</sup>DQSCK*n*, <sup>t</sup>DQSCK*m*) pair within any 1.6µs rolling window.



### Figure 102: <sup>t</sup>DQSCKDS Timing






Notes: 1.  ${}^{t}DQSCKDS = ({}^{t}DQSCKn - {}^{t}DQSCKm)$ .

2. <sup>†</sup>DQSCKDS (MAX) is defined as the maximum of ABS (<sup>†</sup>DQSCK*n* - <sup>†</sup>DQSCK*m*) for any (<sup>†</sup>DQSCK*n*, <sup>†</sup>DQSCK*m*) pair for READs within a consecutive burst, within any 160ns rolling window.




Figure 103: Burst READ Followed by Burst WRITE - RL = 3, WL = 1, BL = 4



The minimum time from the burst READ command to the burst WRITE command is defined by the read latency (RL) and the burst length (BL). Minimum READ-to-WRITE latency is RL + RU( $^t$ DQSCK(MAX)/ $^t$ CK) + BL/2 + 1 - WL clock cycles. Note that if a READ burst is truncated with a burst TERMINATE (BST) command, the effective burst length of the truncated READ burst should be used for BL when calculating the minimum READ-to-WRITE delay.

Figure 104: Seamless Burst READ - RL = 3, BL = 4, <sup>t</sup>CCD = 2




A seamless burst READ operation is supported by enabling a READ command at every other clock cycle for BL = 4 operation, every fourth clock cycle for BL = 8 operation, and every eighth clock cycle for BL = 16 operation. This operation is supported as long as the banks are activated, whether the accesses read the same or different banks.



### **READs Interrupted by a READ**

A burst READ can be interrupted by another READ with a 4-bit burst boundary, provided that <sup>t</sup>CCD is met.

Figure 105: READ Burst Interrupt Example - RL = 3, BL = 8, <sup>t</sup>CCD = 2



Note: 1. READs can only be interrupted by other READs or the BST command.

### **Burst WRITE Command**

The burst WRITE command is initiated with CS# LOW, CA0 HIGH, CA1 LOW, and CA2 LOW at the rising edge of the clock. The command address bus inputs, CA5r–CA6r and CA1f–CA9f, determine the starting column address for the burst. Write latency (WL) is defined from the rising edge of the clock on which the WRITE command is issued to the rising edge of the clock from which the  $^t$ DQSS delay is measured. The first valid data must be driven WL ×  $^t$ CK +  $^t$ DQSS from the rising edge of the clock from which the WRITE command is issued. The data strobe signal (DQS) must be driven LOW  $^t$ WPRE prior to data input. The burst cycle data bits must be applied to the DQ pins  $^t$ DS prior to the associated edge of the DQS and held valid until  $^t$ DH after that edge. Burst data is sampled on successive edges of the DQS until the 4-, 8-, or 16-bit burst length is completed. After a burst WRITE operation,  $^t$ WR must be satisfied before a PRECHARGE command to the same bank can be issued.

Pin input timings are measured relative to the crosspoint of DQS and its complement, DQS#.



Figure 106: Data Input (WRITE) Timing




Figure 107: Burst WRITE - WL = 1, BL = 4








Figure 108: Burst WRITE Followed by Burst READ - RL = 3, WL = 1, BL = 4



Notes:

- 1. The minimum number of clock cycles from the burst WRITE command to the burst READ command for any bank is [WL + 1 + BL/2 + RU(<sup>t</sup>WTR/<sup>t</sup>CK)].
- 2. tWTR starts at the rising edge of the clock after the last valid input data.
- 3. If a WRITE burst is truncated with a BST command, the effective burst length of the truncated WRITE burst should be used as BL to calculate the minimum WRITE-to-READ delay.

Figure 109: Seamless Burst WRITE - WL = 1, BL = 4, <sup>t</sup>CCD = 2



Note: 1. The seamless burst WRITE operation is supported by enabling a WRITE command every other clock for BL = 4 operation, every four clocks for BL = 8 operation, or every eight clocks for BL = 16 operation. This operation is supported for any activated bank.




### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP BURST TERMINATE Command

### **WRITEs Interrupted by a WRITE**

A burst WRITE can only be interrupted by another WRITE with a 4-bit burst boundary, provided that <sup>t</sup>CCD (MIN) is met.

A WRITE burst interrupt can occur on even clock cycles after the initial WRITE command, provided that <sup>t</sup>CCD (MIN) is met.

Figure 110: WRITE Burst Interrupt Timing – WL = 1, BL = 8, <sup>t</sup>CCD = 2



Notes:

- 1. WRITEs can only be interrupted by other WRITEs or the BST command.
- 2. The effective burst length of the first WRITE equals two times the number of clock cycles between the first WRITE and the interrupting WRITE.

### **BURST TERMINATE Command**

The BURST TERMINATE (BST) command is initiated with CS# LOW, CA0 HIGH, CA1 HIGH, CA2 LOW, and CA3 LOW at the rising edge of the clock. A BST command can only be issued to terminate an active READ or WRITE burst. Therefore, a BST command can only be issued up to and including BL/2 - 1 clock cycles after a READ or WRITE command. The effective burst length of a READ or WRITE command truncated by a BST command is as follows:


- Effective burst length = 2 × (number of clock cycles from the READ or WRITE command to the BST command).
- If a READ or WRITE burst is truncated with a BST command, the effective burst length of the truncated burst should be used for BL when calculating the minimum READ-to-WRITE or WRITE-to-READ delay.
- The BST command only affects the most recent READ or WRITE command. The BST command truncates an ongoing READ burst RL  $\times$  <sup>t</sup>CK + <sup>t</sup>DQSCK + <sup>t</sup>DQSQ after the rising edge of the clock where the BST command is issued. The BST command truncates an ongoing WRITE burst WL  $\times$  <sup>t</sup>CK + <sup>t</sup>DQSS after the rising edge of the clock where the BST command is issued.



### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP BURST TERMINATE Command

• The 4-bit prefetch architecture enables BST command assertion on even clock cycles following a WRITE or READ command. The effective burst length of a READ or WRITE command truncated by a BST command is thus an integer multiple of four.

Figure 111: Burst WRITE Truncated by BST - WL = 1, BL = 16




Notes:

- 1. The BST command truncates an ongoing WRITE burst WL  $\times$  <sup>t</sup>CK + <sup>t</sup>DQSS after the rising edge of the clock where the BST command is issued.
- 2. BST can only be issued an even number of clock cycles after the WRITE command.
- 3. Additional BST commands are not supported after T4 and must not be issued until after the next READ or WRITE command.



### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Write Data Mask

Figure 112: Burst READ Truncated by BST - RL = 3, BL = 16




Notes:

- 1. The BST command truncates an ongoing READ burst (RL × <sup>t</sup>CK + <sup>t</sup>DQSCK + <sup>t</sup>DQSQ) after the rising edge of the clock where the BST command is issued.
- 2. BST can only be issued an even number of clock cycles after the READ command.
- 3. Additional BST commands are not supported after T4 and must not be issued until after the next READ or WRITE command.

### **Write Data Mask**

On LPDDR2 devices, one write data mask (DM) pin for each data byte (DQ) is supported, consistent with the implementation on LPDDR SDRAM. Each DM can mask its respective DQ for any given cycle of the burst. Data mask timings match data bit timing, but are inputs only. Internal data mask loading is identical to data bit loading to ensure matched system timing.

Figure 113: Data Mask Timing








Figure 114: Write Data Mask - Second Data Bit Masked

//// Don't Care

Note: 1. For the data mask function, WL = 2, BL = 4 is shown; the second data bit is masked.

### **PRECHARGE Command**

The PRECHARGE command is used to precharge or close a bank that has been activated. The PRECHARGE command is initiated with CS# LOW, CA0 HIGH, CA1 HIGH, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The PRECHARGE command can be used to precharge each bank independently or all banks simultaneously. For 4-bank devices, the AB flag and bank address bits BA0 and BA1 are used to determine which bank(s) to precharge. For 8-bank devices, the AB flag and the bank address bits BA0, BA1, and BA2 are used to determine which bank(s) to precharge. The precharged bank(s) will be available for subsequent row access <sup>t</sup>RPab after an all bank PRECHARGE command is issued.

To ensure that 8-bank devices can meet the instantaneous current demand required to operate, the row precharge time (<sup>t</sup>RP) for an all bank PRECHARGE in 8-bank devices (<sup>t</sup>RPab) will be longer than the row precharge time for a single-bank PRECHARGE (<sup>t</sup>RPpb). For 4-bank devices, <sup>t</sup>RPab is equal to <sup>t</sup>RPpb.

ACTIVATE to PRECHARGE timing is shown in ACTIVATE Command.



**Table 78: Bank Selection for PRECHARGE by Address Bits** 

AB (CA4r)	BA2 (CA9r)	BA1 (CA8r)	BA0 (CA7r)	Precharged Bank(s) 4-Bank Device	Precharged Bank(s) 8-Bank Device
0	0	0	0	Bank 0 only	Bank 0 only
0	0	0	1	Bank 1 only	Bank 1 only
0	0	1	0	Bank 2 only	Bank 2 only
0	0	1	1	Bank 3 only	Bank 3 only
0	1	0	0	Bank 0 only	Bank 4 only
0	1	0	1	Bank 1 only	Bank 5 only
0	1	1	0	Bank 2 only	Bank 6 only
0	1	1	1	Bank 3 only	Bank 7 only
1	Don't Care	Don't Care	Don't Care	All banks	All banks

### **READ Burst Followed by PRECHARGE**

For the earliest possible precharge, the PRECHARGE command can be issued BL/2 clock cycles after a READ command. A new bank ACTIVATE command can be issued to the same bank after the row precharge time (tRP) has elapsed. A PRECHARGE command cannot be issued until after tRAS is satisfied.

The minimum READ-to-PRECHARGE time ( ${}^{t}$ RTP) must also satisfy a minimum analog time from the rising clock edge that initiates the last 4-bit prefetch of a READ command.  ${}^{t}$ RTP begins BL/2 - 2 clock cycles after the READ command.

If the burst is truncated by a BST command, the effective BL value is used to calculate when <sup>t</sup>RTP begins.

Figure 115: READ Burst Followed by PRECHARGE – RL = 3, BL = 8, RU(tRTP(MIN)/tCK) = 2







Figure 116: READ Burst Followed by PRECHARGE - RL = 3, BL = 4, RU(tRTP(MIN)/tCK) = 3



### **WRITE Burst Followed by PRECHARGE**

For WRITE cycles, a WRITE recovery time (tWR) must be provided before a PRECHARGE command can be issued. tWR delay is referenced from the completion of the burst WRITE. The PRECHARGE command must not be issued prior to the tWR delay. For WRITE-to-PRECHARGE timings, see the PRECHARGE and Auto Precharge Clarification table.

These devices write data to the array in prefetch quadruples (prefetch = 4). An internal WRITE operation can only begin after a prefetch group has been completely latched.

The minimum WRITE-to-PRECHARGE time for commands to the same bank is WL +  $BL/2 + 1 + RU({}^{t}WR/{}^{t}CK)$  clock cycles. For untruncated bursts, BL is the value set in the mode register. For truncated bursts, BL is the effective burst length.



Transitioning data

T3 CK# WI CA[9:0] ( tWR ><sup>t</sup>RP CMD WRITE NOP NOP NOP NOP **PRECHARGE ACTIVATE** NOP NQ Case 1: <sup>t</sup>D'QSSmax <sup>t</sup>DOSSmax Completion of burst WRITE DOS# DQS DQ D<sub>IN</sub> A2 Case 2: <sup>t</sup>DQSSmin <sup>t</sup>DQSSmin DOS# DOS DO

Figure 117: WRITE Burst Followed by PRECHARGE - WL = 1, BL = 4

### **Auto Precharge**

Before a new row can be opened in an active bank, the active bank must be precharged using either the PRECHARGE command or the auto precharge function. When a READ or WRITE command is issued to the device, the auto precharge bit (AP) can be set to enable the active bank to automatically begin precharge at the earliest possible moment during the burst READ or WRITE cycle.

If AP is LOW when the READ or WRITE command is issued, then normal READ or WRITE burst operation is executed and the bank remains active at the completion of the burst.

If AP is HIGH when the READ or WRITE command is issued, the auto precharge function is engaged. This feature enables the PRECHARGE operation to be partially or completely hidden during burst READ cycles (dependent upon READ or WRITE latency), thus improving system performance for random data access.

### **READ Burst with Auto Precharge**

If AP (CA0f) is HIGH when a READ command is issued, the READ with auto precharge function is engaged.


These devices start an auto precharge on the rising edge of the clock BL/2 or BL/2 -  $2 + RU({}^tRTP/{}^tCK)$  clock cycles later than the READ with auto precharge command, whichever is greater. For auto precharge calculations, see the PRECHARGE and Auto Precharge Clarification table.



Following an auto precharge operation, an ACTIVATE command can be issued to the same bank if the following two conditions are satisfied simultaneously:

- The RAS precharge time (<sup>t</sup>RP) has been satisfied from the clock at which the auto precharge begins.
- The RAS cycle time (tRC) from the previous bank activation has been satisfied.

Figure 118: READ Burst with Auto Precharge - RL = 3, BL = 4, RU(tRTP(MIN)/tCK) = 2



### **WRITE Burst with Auto Precharge**


If AP (CA0f) is HIGH when a WRITE command is issued, the WRITE with auto precharge function is engaged. The device starts an auto precharge at the clock rising edge <sup>t</sup>WR cycles after the completion of the burst WRITE.

Following a WRITE with auto precharge, an ACTIVATE command can be issued to the same bank if the following two conditions are met:

- The RAS precharge time (<sup>t</sup>RP) has been satisfied from the clock at which the auto precharge begins.
- The RAS cycle time (tRC) from the previous bank activation has been satisfied.



Figure 119: WRITE Burst with Auto Precharge - WL = 1, BL = 4



**Table 79: PRECHARGE and Auto Precharge Clarification** 

From Command	To Command	Minimum Delay Between Commands	Unit	Notes
READ	PRECHARGE to same bank as READ	$BL/2 + MAX(2, RU(^tRTP/^tCK)) - 2$	CLK	1
	PRECHARGE ALL	$BL/2 + MAX(2, RU(^tRTP/^tCK)) - 2$	CLK	1
BST	PRECHARGE to same bank as READ	1	CLK	1
	PRECHARGE ALL	1	CLK	1
READ w/AP	PRECHARGE to same bank as READ w/AP	BL/2 + MAX(2, RU( <sup>t</sup> RTP/ <sup>t</sup> CK)) - 2	CLK	1, 2
	PRECHARGE ALL	BL/2 + MAX(2, RU( <sup>t</sup> RTP/ <sup>t</sup> CK)) - 2	CLK	1
	ACTIVATE to same bank as READ w/AP	BL/2 + MAX(2, RU( <sup>t</sup> RTP/ <sup>t</sup> CK)) - 2 + RU( <sup>t</sup> RPpb/ <sup>t</sup> CK)	CLK	1
	WRITE or WRITE w/AP (same bank)	Illegal	CLK	3
	WRITE or WRITE w/AP (different bank)	$RL + BL/2 + RU(^tDQSCKmax/^tCK) - WL + 1$	CLK	3
	READ or READ w/AP (same bank)	Illegal	CLK	3
	READ or READ w/AP (different bank)	BL/2	CLK	3
WRITE	PRECHARGE to same bank as WRITE	$WL + BL/2 + RU(^tWR/^tCK) + 1$	CLK	1
	PRECHARGE ALL	$WL + BL/2 + RU(^tWR/^tCK) + 1$	CLK	1
BST	PRECHARGE to same bank as WRITE	WL + RU( <sup>t</sup> WR/ <sup>t</sup> CK) + 1	CLK	1
	PRECHARGE ALL	WL + RU( <sup>t</sup> WR/ <sup>t</sup> CK) + 1	CLK	1



#### **Table 79: PRECHARGE and Auto Precharge Clarification (Continued)**

From	T- C	Minimum Balan Batanan Garanan Ia	11	Neter
Command	To Command	Minimum Delay Between Commands	Unit	Notes
WRITE w/AP	PRECHARGE to same bank as WRITE w/AP	$WL + BL/2 + RU(^tWR/^tCK) + 1$	CLK	1, 2
	PRECHARGE ALL	$WL + BL/2 + RU(^tWR/^tCK) + 1$	CLK	1
	ACTIVATE to same bank as WRITE w/AP	$WL + BL/2 + RU(^tWR/^tCK) + 1 + RU(^tRPpb/^tCK)$	CLK	1
	WRITE or WRITE w/AP (same bank)	Illegal	CLK	3
	WRITE or WRITE w/AP (different bank)	BL/2	CLK	3
	READ or READ w/AP (same bank)	Illegal	CLK	3
	READ or READ w/AP (different bank)	$WL + BL/2 + RU(^tWTR/^tCK) + 1$	CLK	3
PRECHARGE	PRECHARGE to same bank as PRECHARGE	1	CLK	1
	PRECHARGE ALL	1	CLK	1
PRECHARGE	PRECHARGE	1	CLK	1
ALL	PRECHARGE ALL	1	CLK	1

- Notes: 1. For a given bank, the PRECHARGE period should be counted from the latest PRECHARGE command—either a one-bank PRECHARGE or PRECHARGE ALL—issued to that bank. The PRECHARGE period is satisfied after <sup>t</sup>RP, depending on the latest PRECHARGE command issued to that bank.
  - 2. Any command issued during the specified minimum delay time is illegal.
  - 3. After READ with auto precharge, seamless READ operations to different banks are supported. After WRITE with auto precharge, seamless WRITE operations to different banks are supported. READ with auto precharge and WRITE with auto precharge must not be interrupted or truncated.

### **REFRESH Command**

The REFRESH command is initiated with CS# LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of the clock. Per-bank REFRESH is initiated with CA3 LOW at the rising edge of the clock, All-bank REFRESH is initiated with CA3 HIGH at the rising edge of the clock. Per-bank REFRESH is only supported in devices with eight banks.

A per-bank REFRESH command (REFpb) performs a per-bank REFRESH operation to the bank scheduled by the bank counter in the memory device. The bank sequence for per-bank REFRESH is fixed to be a sequential round-robin: 0-1-2-3-4-5-6-7-0-1-.... The bank count is synchronized between the controller and the SDRAM by resetting the bank count to zero. Synchronization can occur upon issuing a RESET command or at every exit from self refresh.

A bank must be idle before it can be refreshed. The controller must track the bank being refreshed by the per-bank REFRESH command.

The REFpb command must not be issued to the device until the following conditions have been met:

- tRFCab has been satisfied after the prior REFab command
- tRFCpb has been satisfied after the prior REFpb command
- tRP has been satisfied after the prior PRECHARGE command to that bank



<sup>t</sup>RRD has been satisfied after the prior ACTIVATE command (if applicable, for example after activating a row in a different bank than the one affected by the REFpb command)

The target bank is inaccessible during per-bank REFRESH cycle time (<sup>t</sup>RFCpb), however, other banks within the device are accessible and can be addressed during the cycle. During the REFpb operation, any of the banks other than the one being refreshed can be maintained in an active state or accessed by a READ or WRITE command.

When the per-bank REFRESH cycle has completed, the affected bank will be in the idle state.

After issuing REFpb, the following conditions must be met:

- tRFCpb must be satisfied before issuing a REFab command
- <sup>t</sup>RFCpb must be satisfied before issuing an ACTIVATE command to the same bank
- tRRD must be satisfied before issuing an ACTIVATE command to a different bank
- <sup>t</sup>RFCpb must be satisfied before issuing another REFpb command

An all-bank REFRESH command (REFab) issues a REFRESH command to all banks. All banks must be idle when REFab is issued (for instance, by issuing a PRECHARGE ALL command prior to issuing an all-bank REFRESH command). REFab also synchronizes the bank count between the controller and the SDRAM to zero. The REFab command must not be issued to the device until the following conditions have been met:

- tRFCab has been satisfied following the prior REFab command
- tRFCpb has been satisfied following the prior REFpb command
- tRP has been satisfied following the prior PRECHARGE commands

After an all-bank REFRESH cycle has completed, all banks will be idle. After issuing REFab:

- tRFCab latency must be satisfied before issuing an ACTIVATE command
- tRFCab latency must be satisfied before issuing a REFab or REFpb command

**Table 80: REFRESH Command Scheduling Separation Requirements** 

Symbol	Minimum Delay From	То	Notes
<sup>t</sup> RFCab	REFab	REFab	
		ACTIVATE command to any bank	
		REFpb	
<sup>t</sup> RFCpb	REFpb	REFab	
		ACTIVATE command to same bank as REFpb	
		REFpb	



### Table 80: REFRESH Command Scheduling Separation Requirements (Continued)

Symbol	Minimum Delay From	То	Notes
<sup>t</sup> RRD	REFpb	ACTIVATE command to a different bank than REFpb	
	ACTIVATE	REFpb	1
		ACTIVATE command to a different bank than the prior ACTIVATE command	

Note: 1. A bank must be in the idle state before it is refreshed, so REFab is prohibited following an ACTIVATE command. REFpb is supported only if it affects a bank that is in the idle

Mobile LPDDR2 devices provide significant flexibility in scheduling REFRESH commands as long as the required boundary conditions are met (see the tSRF Definition fig-

In the most straightforward implementations, a REFRESH command should be scheduled every <sup>t</sup>REFI. In this case, self refresh can be entered at any time.

Users may choose to deviate from this regular refresh pattern, for instance, to enable a period in which no refresh is required. As an example, using a 1Gb LPDDR2 device, the user can choose to issue a refresh burst of 4096 REFRESH commands at the maximum supported rate (limited by <sup>t</sup>REFBW), followed by an extended period without issuing any REFRESH commands, until the refresh window is complete. The maximum supported time without REFRESH commands is calculated as follows: <sup>t</sup>REFW - (R/8) × <sup>t</sup>REFBW =  ${}^{t}REFW - R \times 4 \times {}^{t}RFCab$ .

For example, a 1Gb device at  $T_C \le 85$ °C can be operated without a refresh for up to 32ms -  $4096 \times 4 \times 130$ ns  $\approx 30$ ms.


Both the regular and the burst/pause patterns can satisfy refresh requirements if they are repeated in every 32ms window. It is critical to satisfy the refresh requirement in every rolling refresh window during refresh pattern transitions. The supported transition from a burst pattern to a regular distributed pattern is shown in the Supported Transition from Repetitive REFRESH Burst figure. If this transition occurs immediately after the burst refresh phase, all rolling <sup>t</sup>REFW intervals will meet the minimum required number of REFRESH commands.

A nonsupported transition is shown in Figure 122 (page 176). In this example, the regular refresh pattern starts after the completion of the pause phase of the burst/pause refresh pattern. For several rolling <sup>t</sup>REFW intervals, the minimum number of REFRESH commands is not satisfied.

Understanding this pattern transition is extremely important, even when only one pattern is employed. In self refresh mode, a regular distributed refresh pattern must be assumed. Micron recommends entering self refresh mode immediately following the burst phase of a burst/pause refresh pattern; upon exiting self refresh, begin with the burst phase (see the Recommended Self Refresh Entry and Exit figure).



**Figure 120: Regular Distributed Refresh Pattern** 




Notes:

- 1. Compared to repetitive burst REFRESH with subsequent REFRESH pause.
- 2. As an example, in a 1Gb LPDDR2 device at  $T_C \le 85^{\circ}$ C, the distributed refresh pattern has one REFRESH command per 7.8 $\mu$ s; the burst refresh pattern has one REFRESH command per 0.52 $\mu$ s, followed by  $\approx$  30ms without any REFRESH command.




Figure 121: Supported Transition from Repetitive REFRESH Burst



- Notes: 1. Shown with subsequent REFRESH pause to regular distributed refresh pattern.
  - 2. As an example, in a 1Gb LPDDR2 device at  $T_C \le 85^{\circ}C$ , the distributed refresh pattern has one REFRESH command per 7.8µs; the burst refresh pattern has one REFRESH command per  $0.52\mu s$ , followed by  $\approx 30ms$  without any REFRESH command.




Figure 122: Nonsupported Transition from Repetitive REFRESH Burst



- Notes: 1. Shown with subsequent REFRESH pause to regular distributed refresh pattern.
  - 2. There are only ≈ 2048 REFRESH commands in the indicated <sup>t</sup>REFW window. This does not provide the required minimum number of REFRESH commands (R).



Figure 123: Recommended Self Refresh Entry and Exit



Note: 1. In conjunction with a burst/pause refresh pattern.

### **REFRESH Requirements**

#### 1. Minimum Number of REFRESH Commands

Mobile LPDDR2 requires a minimum number, R, of REFRESH (REFab) commands within any rolling refresh window ( ${}^{t}$ REFW = 32 ms @ MR4[2:0] = 011 or  ${}^{t}$ C  $\leq$  85°C). For actual values per density and the resulting average refresh interval ( ${}^{t}$ REFI), see Refresh Requirements.

For <sup>t</sup>REFW and <sup>t</sup>REFI refresh multipliers at different MR4 settings, see the MR4 Device Temperature (MA[7:0] = 04h) table.

For devices supporting per-bank REFRESH, a REFab command can be replaced by a full cycle of eight REFpb commands.

#### 2. Burst REFRESH Limitation

To limit current consumption, a maximum of eight REFab commands can be issued in any rolling  ${}^{t}$ REFBW ( ${}^{t}$ REFBW =  $4 \times 8 \times {}^{t}$ RFCab). This condition does not apply if REFpb commands are used.

### 3. REFRESH Requirements and Self Refresh


If any time within a refresh window is spent in self refresh mode, the number of required REFRESH commands in that window is reduced to the following:

$$R' = RU \left[ \frac{t_{SRF}}{t_{REFI}} \right] = R - RU \left[ R \times \frac{t_{SRF}}{t_{REFW}} \right]$$

Where RU represents theround-up function.




Figure 124: <sup>t</sup>SRF Definition



Notes: 1. Time in self refresh mode is fully enclosed in the refresh window (tREFW).

- 2. At self refresh entry.
- 3. At self refresh exit.
- 4. Several intervals in self refresh during one <sup>t</sup>REFW interval. In this example, <sup>t</sup>SRF = <sup>t</sup>SRF1 + <sup>t</sup>SRF2.


Figure 125: All-Bank REFRESH Operation





### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP **SELF REFRESH Operation**

Figure 126: Per-Bank REFRESH Operation



- 1. Prior to T0, the REFpb bank counter points to bank 0.
- 2. Operations to banks other than the bank being refreshed are supported during the <sup>t</sup>RFCpb period.

### **SELF REFRESH Operation**

The SELF REFRESH command can be used to retain data in the array, even if the rest of the system is powered down. When in the self refresh mode, the device retains data without external clocking. The device has a built-in timer to accommodate SELF RE-FRESH operation. The SELF REFRESH command is executed by taking CKE LOW, CS# LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of the clock.

CKE must be HIGH during the clock cycle preceding a SELF REFRESH command. A NOP command must be driven in the clock cycle following the SELF REFRESH command. After the power-down command is registered, CKE must be held LOW to keep the device in self refresh mode.

Mobile LPDDR2 devices can operate in self refresh mode in both the standard and extended temperature ranges. These devices also manage self refresh power consumption when the operating temperature changes, resulting in the lowest possible power consumption across the operating temperature range. See Table 95 (page 213) for details.

After the device has entered self refresh mode, all external signals other than CKE are "Don't Care." For proper self refresh operation, power supply pins (V<sub>DD1</sub>, V<sub>DD2</sub>, V<sub>DD0</sub>, and  $V_{DDCA}$ ) must be at valid levels.  $V_{DDO}$  can be turned off during self refresh. If  $V_{DDO}$  is turned off, V<sub>REFDO</sub> must also be turned off. Prior to exiting self refresh, both V<sub>DDO</sub> and V<sub>REFDO</sub> must be within their respective minimum/maximum operating ranges (see the Single-Ended AC and DC Input Levels for DQ and DM table). V<sub>REFDO</sub> can be at any level between 0 and V<sub>DDO</sub>; V<sub>REFCA</sub> can be at any level between 0 and V<sub>DDCA</sub> during self refresh.

Before exiting self refresh,  $V_{REFDO}$  and  $V_{REFCA}$  must be within specified limits (see AC and DC Logic Input Measurement Levels for Single-Ended Signals (page 216)). After entering self refresh mode, the device initiates at least one all-bank REFRESH command internally during <sup>t</sup>CKESR. The clock is internally disabled during SELF REFRESH operation to save power. The device must remain in self refresh mode for at least <sup>t</sup>CKESR. The user can change the external clock frequency or halt the external clock one clock after self refresh entry is registered; however, the clock must be restarted and stable before the device can exit SELF REFRESH operation.

179




### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP SELF REFRESH Operation

Exiting self refresh requires a series of commands. First, the clock must be stable prior to CKE returning HIGH. After the self refresh exit is registered, a minimum delay, at least equal to the self refresh exit interval (<sup>t</sup>XSR), must be satisfied before a valid command can be issued to the device. This provides completion time for any internal refresh in progress. For proper operation, CKE must remain HIGH throughout <sup>t</sup>XSR. NOP commands must be registered on each rising clock edge during <sup>t</sup>XSR.

Using self refresh mode introduces the possibility that an internally timed refresh event could be missed when CKE is driven HIGH for exit from self refresh mode. Upon exiting self refresh, at least one REFRESH command (one all-bank command or eight per-bank commands) must be issued before issuing a subsequent SELF REFRESH command.

**Figure 127: SELF REFRESH Operation** 



- Notes:
- 1. Input clock frequency can be changed or stopped during self refresh, provided that upon exiting self-refresh, a minimum of two cycles of stable clocks are provided, and the clock frequency is between the minimum and maximum frequencies for the particular speed grade.
- 2. The device must be in the all banks idle state prior to entering self refresh mode.
- 3. tXSR begins at the rising edge of the clock after CKE is driven HIGH.
- A valid command can be issued only after <sup>t</sup>XSR is satisfied. NOPs must be issued during <sup>t</sup>XSR.

### Partial-Array Self Refresh - Bank Masking

Devices in densities of 64Mb–512Mb are comprised of four banks; densities of 1Gb and higher are comprised of eight banks. Each bank can be configured independently whether or not a SELF REFRESH operation will occur in that bank. One 8-bit mode register (accessible via the MRW command) is assigned to program the bank-masking status of each bank up to eight banks. For bank masking bit assignments, see the MR16 PASR Bank Mask (MA[7:0] = 010h) and MR16 Op-Code Bit Definitions tables.

The mask bit to the bank enables or disables a refresh operation of the entire memory space within the bank. If a bank is masked using the bank mask register, a REFRESH operation to the entire bank is blocked and bank data retention is not guaranteed in self refresh mode. To enable a REFRESH operation to a bank, the corresponding bank mask bit must be programmed as "unmasked." When a bank mask bit is unmasked, the array



## 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP SELF REFRESH Operation

space being refreshed within that bank is determined by the programmed status of the segment mask bits.

### Partial-Array Self Refresh - Segment Masking

Programming segment mask bits is similar to programming bank mask bits. For densities 1Gb and higher, eight segments are used for masking (see the MR17 PASR Segment Mask (MA[7:0] = 011h) and MR17 PASR Segment Mask Definitions tables). A mode register is used for programming segment mask bits up to eight bits. For densities less than 1Gb, segment masking is not supported.

When the mask bit to an address range (represented as a segment) is programmed as "masked," a REFRESH operation to that segment is blocked. Conversely, when a segment mask bit to an address range is unmasked, refresh to that segment is enabled.

A segment masking scheme can be used in place of or in combination with a bank masking scheme. Each segment mask bit setting is applied across all banks. For segment masking bit assignments, see the tables noted above.

**Table 81: Bank and Segment Masking Example** 

	Segment Mask (MR17)	Bank 0	Bank 1	Bank 2	Bank 3	Bank 4	Bank 5	Bank 6	Bank 7
Bank Mask (MR16)		0	1	0	0	0	0	0	1
Segment 0	0	_	M	_	_	_	_	-	М
Segment 1	0	-	М	_	_	_	_	_	М
Segment 2	1	М	М	М	М	М	М	М	М
Segment 3	0	-	М	_	_	_	_	_	М
Segment 4	0	-	М	_	_	_	_	_	М
Segment 5	0	-	М	_	_	_	_	_	М
Segment 6	0	_	М	_	_	_	_	_	М
Segment 7	1	М	М	М	М	М	М	М	М

Note: 1. This table provides values for an 8-bank device with REFRESH operations masked to banks 1 and 7, and segments 2 and 7.



#### MODE REGISTER READ

The MODE REGISTER READ (MRR) command is used to read configuration and status data from SDRAM mode registers. The MRR command is initiated with CS# LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The mode register is selected by CA1f–CA0f and CA9r–CA4r. The mode register contents are available on the first data beat of DQ[7:0] after RL  $\times$  <sup>t</sup>CK + <sup>t</sup>DQSCK + <sup>t</sup>DQSQ and following the rising edge of the clock where MRR is issued. Subsequent data beats contain valid but undefined content, except in the case of the DQ calibration function, where subsequent data beats contain valid content as described in the Data Calibration Pattern Description table. All DQS are toggled for the duration of the mode register READ burst.

The MRR command has a burst length of four. MRR operation (consisting of the MRR command and the corresponding data traffic) must not be interrupted. The MRR command period (th MRR) is two clock cycles.




Figure 128: MRR Timing – RL = 3, <sup>t</sup>MRR = 2


Notes:

- 1. MRRs to DQ calibration registers MR32 and MR40 are described in Data Calibration.
- 2. Only the NOP command is supported during <sup>t</sup>MRR.
- 3. Mode register data is valid only on DQ[7:0] on the first beat. Subsequent beats contain valid but undefined data. DQ[MAX:8] contain valid but undefined data for the duration of the MRR burst.
- 4. Minimum MRR to write latency is RL + RU( ${}^{t}$ DQSCKmax/ ${}^{t}$ CK) + 4/2 + 1 WL clock cycles.
- 5. Minimum MRR to MRW latency is RL + RU( ${}^{t}$ DQSCKmax/ ${}^{t}$ CK) + 4/2 + 1 clock cycles.

READ bursts and WRITE bursts cannot be truncated by MRR. Following a READ command, the MRR command must not be issued before BL/2 clock cycles have completed. Following a WRITE command, the MRR command must not be issued before WL + 1 + BL/2 + RU( $^{t}$ WTR/ $^{t}$ CK) clock cycles have completed. If a READ or WRITE burst is truncated with a BST command, the effective burst length of the truncated burst should be used for the BL value.



Figure 129: READ to MRR Timing – RL = 3, <sup>t</sup>MRR = 2




Notes:

- 1. The minimum number of clock cycles from the burst READ command to the MRR command is BL/2.
- 2. Only the NOP command is supported during <sup>t</sup>MRR.



Figure 130: Burst WRITE Followed by MRR - RL = 3, WL = 1, BL = 4



Notes:

- The minimum number of clock cycles from the burst WRITE command to the MRR command is [WL + 1 + BL/2 + RU(<sup>t</sup>WTR/<sup>t</sup>CK)].
- 2. Only the NOP command is supported during <sup>t</sup>MRR.

#### **Temperature Sensor**

Mobile LPDDR2 devices feature a temperature sensor whose status can be read from MR4. This sensor can be used to determine an appropriate refresh rate, determine whether AC timing derating is required in the extended temperature range, and/or monitor the operating temperature. Either the temperature sensor or the device operating temperature can be used to determine whether operating temperature requirements are being met (see Operating Temperature Range table).

Temperature sensor data can be read from MR4 using the mode register read protocol. Upon exiting self-refresh or power-down, the device temperature status bits will be no older than <sup>t</sup>TSI.

When using the temperature sensor, the actual device case temperature may be higher than the operating temperature specification that applies for the standard or extended temperature ranges (see table noted above). For example,  $T_{CASE}$  could be above 85°C when MR4[2:0] equals 011b.

To ensure proper operation using the temperature sensor, applications must accommodate the parameters in the temperature sensor definitions table.



**Table 82: Temperature Sensor Definitions and Operating Conditions** 

Parameter	Description	Symbol	Min/Max	Value	Unit
System temperature gradient	Maximum temperature gradient experienced by the memory device at the temperature of interest over a range of 2°C	TempGradient	MAX	System-dependent	°C/s
MR4 READ interval	Time period between MR4 READs from the system	ReadInterval	MAX	System-dependent	ms
Temperature sensor interval	Maximum delay between internal updates of MR4	<sup>t</sup> TSI	MAX	32	ms
System response delay	Maximum response time from an MR4 READ to the system response	SysRespDelay	MAX	System-dependent	ms
Device temperature margin	Margin above maximum temperature to support controller response	TempMargin	MAX	2	°C

Mobile LPDDR2 devices accommodate the temperature margin between the point at which the device temperature enters the extended temperature range and the point at which the controller reconfigures the system accordingly. To determine the required MR4 polling frequency, the system must use the maximum TempGradient and the maximum response time of the system according to the following equation:

TempGradient × (ReadInterval +  ${}^{t}TSI$  + SysRespDelay)  $\leq$  2°C


For example, if TempGradient is 10°C/s and the SysRespDelay is 1ms:

$$\frac{10^{\circ}\text{C}}{\text{s}} \times (\text{ReadInterval} + 32\text{ms} + 1\text{ms}) \leq 2^{\circ}\text{C}$$

In this case, ReadInterval must not exceed 167ms.



**Figure 131: Temperature Sensor Timing** 




#### **DQ Calibration**

Mobile LPDDR2 devices feature a DQ calibration function that outputs one of two predefined system timing calibration patterns. For x16 devices, pattern A (MRR to MRR32), and pattern B (MRR to MRR40), will return the specified pattern on DQ0 and DQ8; x32 devices return the specified pattern on DQ0, DQ8, DQ16, and DQ24.

For x16 devices, DQ[7:1] and DQ[15:9] drive the same information as DQ0 during the MRR burst. For x32 devices, DQ[7:1], DQ[15:9], DQ[23:17], and DQ[31:25] drive the same information as DQ0 during the MRR burst. MRR DQ calibration commands can occur only in the idle state.



Figure 132: MR32 and MR40 DQ Calibration Timing – RL = 3, <sup>t</sup>MRR = 2



Note: 1. Only the NOP command is supported during <sup>t</sup>MRR.

**Table 83: Data Calibration Pattern Description** 

		Bit Time	<b>Bit Time</b>	<b>Bit Time</b>	<b>Bit Time</b>	
Pattern	MR#	0	1	2	3	Description
Pattern A	MR32	1	0	1	0	Reads to MR32 return DQ calibration pattern A
Pattern B	MR40	0	0	1	1	Reads to MR40 return DQ calibration pattern B




## 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP MODE REGISTER WRITE Command

### **MODE REGISTER WRITE Command**

The MODE REGISTER WRITE (MRW) command is used to write configuration data to the mode registers. The MRW command is initiated with CS# LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 LOW at the rising edge of the clock. The mode register is selected by CA1f–CA0f, CA9r–CA4r. The data to be written to the mode register is contained in CA9f–CA2f. The MRW command period is defined by <sup>t</sup>MRW. MRWs to read-only registers have no impact on the functionality of the device.

MRW can only be issued when all banks are in the idle precharge state. One method of ensuring that the banks are in this state is to issue a PRECHARGE ALL command.

Figure 133: MODE REGISTER WRITE Timing – RL = 3, <sup>t</sup>MRW = 5



Notes: 1.

- 1. At time Ty, the device is in the idle state.
- 2. Only the NOP command is supported during <sup>t</sup>MRW.

**Table 84: Truth Table for MRR and MRW** 

<b>Current State</b>	Command	Intermediate State	Next State
All banks idle	MRR	Reading mode register, all banks idle	All banks idle
	MRW	Writing mode register, all banks idle	All banks idle
	MRW (RESET)	Resetting, device auto initialization	All banks idle
Bank(s) active	MRR	Reading mode register, bank(s) idle	Bank(s) active
	MRW	Not allowed	Not allowed
	MRW (RESET)	Not allowed	Not allowed

#### **MRW RESET Command**

The MRW RESET command brings the device to the device auto initialization (resetting) state in the power-on initialization sequence (see 2. RESET Command under Power-Up (page 137)). The MRW RESET command can be issued from the idle state. This command resets all mode registers to their default values. Only the NOP command is supported during <sup>t</sup>INIT4. After MRW RESET, boot timings must be observed until the device initialization sequence is complete and the device is in the idle state. Array data is undefined after the MRW RESET command has completed.

For MRW RESET timing, see Figure 93 (page 139).



## 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP MODE REGISTER WRITE Command

### **MRW ZQ Calibration Commands**

The MRW command is used to initiate a ZQ calibration command that calibrates output driver impedance across process, temperature, and voltage. LPDDR2-S4 devices support ZQ calibration. To achieve tighter tolerances, proper ZQ calibration must be performed.

There are four ZQ calibration commands and related timings: <sup>t</sup>ZQINIT, <sup>t</sup>ZQRESET, <sup>t</sup>ZQCL, and <sup>t</sup>ZQCS. <sup>t</sup>ZQINIT is used for initialization calibration; <sup>t</sup>ZQRESET is used for resetting ZQ to the default output impedance; <sup>t</sup>ZQCL is used for long calibration(s); and <sup>t</sup>ZQCS is used for short calibration(s). See the MR10 Calibration (MA[7:0] = 0Ah) table for ZQ calibration command code definitions.

ZQINIT must be performed for LPDDR2 devices. ZQINIT provides an output impedance accuracy of  $\pm 15\%$ . After initialization, the ZQ calibration long (ZQCL) can be used to recalibrate the system to an output impedance accuracy of  $\pm 15\%$ . A ZQ calibration short (ZQCS) can be used periodically to compensate for temperature and voltage drift in the system.

ZQRESET resets the output impedance calibration to a default accuracy of  $\pm 30\%$  across process, voltage, and temperature. This command is used to ensure output impedance accuracy to  $\pm 30\%$  when ZQCS and ZQCL commands are not used.

One ZQCS command can effectively correct at least 1.5% (ZQ correction) of output impedance errors within <sup>t</sup>ZQCS for all speed bins, assuming the maximum sensitivities specified in Table 115 and Table 116 (page 231) are met. The appropriate interval between ZQCS commands can be determined using these tables and system-specific parameters.

Mobile LPDDR2 devices are subject to temperature drift rate ( $T_{driftrate}$ ) and voltage drift rate ( $V_{driftrate}$ ) in various applications. To accommodate drift rates and calculate the necessary interval between ZQCS commands, apply the following formula:

$$(\overline{T_{sens} \times T_{driftrate}) + (V_{sens} \times V_{driftrate})}$$

Where  $T_{sens}$  = MAX ( $dR_{ON}dT$ ) and  $V_{sens}$  = MAX ( $dR_{ON}dV$ ) define temperature and voltage sensitivities.

For example, if  $T_{sens} = 0.75\%$ /°C,  $V_{sens} = 0.20\%$ /mV,  $T_{driftrate} = 1$ °C/sec, and  $V_{driftrate} = 15$  mV/sec, then the interval between ZQCS commands is calculated as:

$$\frac{1.5}{(0.75 \times 1) + (0.20 \times 15)} = 0.4s$$

A ZQ calibration command can only be issued when the device is in the idle state with all banks precharged.


No other activities can be performed on the data bus during calibration periods (<sup>t</sup>ZQINIT, <sup>t</sup>ZQCL, or <sup>t</sup>ZQCS). The quiet time on the data bus helps to accurately calibrate output impedance. There is no required quiet time after the ZQRESET command. If multiple devices share a single ZQ resistor, only one device can be calibrating at any given time. After calibration is complete, the ZQ ball circuitry is disabled to reduce power consumption.



## 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP MODE REGISTER WRITE Command

In systems sharing a ZQ resistor between devices, the controller must prevent  ${}^tZQINIT$ ,  ${}^tZQCS$ , and  ${}^tZQCL$  overlap between the devices. ZQRESET overlap is acceptable. If the ZQ resistor is absent from the system, ZQ must be connected to  $V_{DDCA}$ . In this situation, the device must ignore ZQ calibration commands and the device will use the default calibration settings.

Figure 134: ZQ Timings



Notes:

- 1. Only the NOP command is supported during ZQ calibrations.
- 2. CKE must be registered HIGH continuously during the calibration period.
- 3. All devices connected to the DQ bus should be High-Z during the calibration process.



### **ZQ External Resistor Value, Tolerance, and Capacitive Loading**

To use the ZQ calibration function, a 240 ohm ( $\pm 1\%$  tolerance) external resistor must be connected between the ZQ pin and ground. A single resistor can be used for each device or one resistor can be shared between multiple devices if the ZQ calibration timings for each device do not overlap. The total capacitive loading on the ZQ pin must be limited (see the Input/Output Capacitance table).

#### **Power-Down**

Power-down is entered synchronously when CKE is registered LOW and CS# is HIGH at the rising edge of clock. A NOP command must be driven in the clock cycle following power-down entry. CKE must not go LOW while MRR, MRW, READ, or WRITE operations are in progress. CKE can go LOW while any other operations such as ACTIVATE, PRECHARGE, auto precharge, or REFRESH are in progress, but the power-down  $I_{\rm DD}$  specification will not be applied until such operations are complete.

If power-down occurs when all banks are idle, this mode is referred to as idle power-down; if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down.

Entering power-down deactivates the input and output buffers, excluding CK, CK#, and CKE. In power-down mode, CKE must be held LOW; all other input signals are "Don't Care." CKE LOW must be maintained until  ${}^{t}$ CKE is satisfied.  $V_{REFCA}$  must be maintained at a valid level during power-down.


 $V_{DDQ}$  can be turned off during power-down. If  $V_{DDQ}$  is turned off,  $V_{REFDQ}$  must also be turned off. Prior to exiting power-down, both  $V_{DDQ}$  and  $V_{REFDQ}$  must be within their respective minimum/maximum operating ranges (see AC and DC Operating Conditions).

No refresh operations are performed in power-down mode. The maximum duration in power-down mode is only limited by the refresh requirements outlined in REFRESH Command.

The power-down state is exited when CKE is registered HIGH. The controller must drive CS# HIGH in conjunction with CKE HIGH when exiting the power-down state. CKE HIGH must be maintained until <sup>t</sup>CKE is satisfied. A valid, executable command can be applied with power-down exit latency <sup>t</sup>XP after CKE goes HIGH. Power-down exit latency is defined in the AC Timing section.



Figure 135: Power-Down Entry and Exit Timing



Note: 1. Input clock frequency can be changed or the input clock stopped during power-down, provided that the clock frequency is between the minimum and maximum specified frequencies for the speed grade in use, and that prior to power-down exit, a minimum of two stable clocks complete.

**Figure 136: CKE Intensive Environment** 





Figure 137: REFRESH-to-REFRESH Timing in CKE Intensive Environments




Note: 1. The pattern shown can repeat over an extended period of time. With this pattern, all AC and DC timing and voltage specifications with temperature and voltage drift are ensured.




#### Figure 138: READ to Power-Down Entry

BL = 4



BL = 8





Notes:

- 1. CKE must be held HIGH until the end of the burst operation.
- 2. CKE can be registered LOW at (RL + RU(<sup>t</sup>DQSCK(MAX)/<sup>t</sup>CK) + BL/2 + 1) clock cycles after the clock on which the READ command is registered.



#### Figure 139: READ with Auto Precharge to Power-Down Entry






Notes:

- 1. CKE must be held HIGH until the end of the burst operation.
- 2. CKE can be registered LOW at (RL + RU(<sup>t</sup>DQSCK/<sup>t</sup>CK)+ BL/2 + 1) clock cycles after the clock on which the READ command is registered.
- 3. BL/2 with  ${}^{t}RTP = 7.5 \text{ns}$  and  ${}^{t}RAS$  (MIN) is satisfied.
- 4. Start internal PRECHARGE.




#### Figure 140: WRITE to Power-Down Entry

BL = 4



BL = 8




Note: 1. CKE can be registered LOW at (WL + 1 + BL/2 + RU(<sup>t</sup>WR/<sup>t</sup>CK)) clock cycles after the clock on which the WRITE command is registered.




### Figure 141: WRITE with Auto Precharge to Power-Down Entry

BL = 4



BL = 8




Notes:

- 1. CKE can be registered LOW at  $(WL + 1 + BL/2 + RU(^tWR/^tCK + 1))$  clock cycles after the WRITE command is registered.
- 2. Start internal PRECHARGE.




Figure 142: REFRESH Command to Power-Down Entry




Note: 1. CKE can go LOW <sup>t</sup>IHCKE after the clock on which the REFRESH command is registered.

**Figure 143: ACTIVATE Command to Power-Down Entry** 



Note: 1. CKE can go LOW at <sup>t</sup>IHCKE after the clock on which the ACTIVATE command is registered.


Figure 144: PRECHARGE Command to Power-Down Entry



Note: 1. CKE can go LOW <sup>t</sup>IHCKE after the clock on which the PRECHARGE command is registered.




Figure 145: MRR Command to Power-Down Entry



Note: 1. CKE can be registered LOW at (RL + RU(<sup>t</sup>DQSCK/<sup>t</sup>CK)+ BL/2 + 1) clock cycles after the clock on which the MRR command is registered.

Figure 146: MRW Command to Power-Down Entry



Note: 1. CKE can be registered LOW <sup>t</sup>MRW after the clock on which the MRW command is registered.

### **Deep Power-Down**

Deep power-down (DPD) is entered when CKE is registered LOW with CS# LOW, CA0 HIGH, CA1 HIGH, and CA2 LOW at the rising edge of the clock. The NOP command must be driven in the clock cycle following power-down entry. CKE must not go LOW while MRR or MRW operations are in progress. CKE can go LOW while other operations such as ACTIVATE, auto precharge, PRECHARGE, or REFRESH are in progress, however, deep power-down  $I_{\rm DD}$  specifications will not be applied until those operations complete. The contents of the array will be lost upon entering DPD mode.


In DPD mode, all input buffers except CKE, all output buffers, and the power supply to internal circuitry are disabled within the device.  $V_{REFDQ}$  can be at any level between 0 and  $V_{DDQ}$ , and  $V_{REFCA}$  can be at any level between 0 and  $V_{DDCA}$  during DPD. All power supplies (including  $V_{REF}$ ) must be within the specified limits prior to exiting DPD (see AC and DC Operating Conditions).



## 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Input Clock Frequency Changes and Stop Events

To exit DPD, CKE must be HIGH, <sup>t</sup>ISCKE must be complete, and the clock must be stable. To resume operation, the device must be fully reinitialized using the power-up initialization sequence.

Figure 147: Deep Power-Down Entry and Exit Timing



Notes:

- 1. The initialization sequence can start at any time after Tx + 1.
- 2. <sup>t</sup>INIT3 and Tx + 1 refer to timings in the initialization sequence. For details, see Mode Register Definition.

### **Input Clock Frequency Changes and Stop Events**

### **Input Clock Frequency Changes and Clock Stop with CKE LOW**

During CKE LOW, Mobile LPDDR2 devices support input clock frequency changes and clock stop under the following conditions:

- · Refresh requirements are met
- Only REFab or REFpb commands can be in process
- Any ACTIVATE or PRECHARGE commands have completed prior to changing the frequency
- Related timing conditions,<sup>t</sup>RCD and <sup>t</sup>RP, have been met prior to changing the frequency
- The initial clock frequency must be maintained for a minimum of two clock cycles after CKE goes LOW
- The clock satisfies <sup>t</sup>CH(abs) and <sup>t</sup>CL(abs) for a minimum of two clock cycles prior to CKE going HIGH

For input clock frequency changes, <sup>t</sup>CK(MIN) and <sup>t</sup>CK(MAX) must be met for each clock cycle.

After the input clock frequency is changed and CKE is held HIGH, additional MRW commands may be required to set the WR, RL, etc. These settings may require adjustment to meet minimum timing requirements at the target clock frequency.

For clock stop, CK is held LOW and CK# is held HIGH.



## 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP NO OPERATION Command

### Input Clock Frequency Changes and Clock Stop with CKE HIGH

During CKE HIGH, LPDDR2 devices support input clock frequency changes and clock stop under the following conditions:

- REFRESH requirements are met
- Any ACTIVATE, READ, WRITE, PRECHARGE, MRW, or MRR commands must have completed, including any associated data bursts, prior to changing the frequency
- Related timing conditions, <sup>t</sup>RCD, <sup>t</sup>WR, <sup>t</sup>WRA, <sup>t</sup>RP, <sup>t</sup>MRW, and <sup>t</sup>MRR, etc., are met
- CS# must be held HIGH
- Only REFab or REFpb commands can be in process

The device is ready for normal operation after the clock satisfies  ${}^{t}CH(abs)$  and  ${}^{t}CL(abs)$  for a minimum of  $2 \times {}^{t}CK + {}^{t}XP$ .

For input clock frequency changes, <sup>t</sup>CK(MIN) and <sup>t</sup>CK(MAX) must be met for each clock cycle.

After the input clock frequency is changed, additional MRW commands may be required to set the WR, RL, etc. These settings may require adjustment to meet minimum timing requirements at the target clock frequency.

For clock stop, CK is held LOW and CK# is held HIGH.

#### **NO OPERATION Command**

The NO OPERATION (NOP) command prevents the device from registering any unwanted commands issued between operations. A NOP command can only be issued at clock cycle N when the CKE level is constant for clock cycle N-1 and clock cycle N. The NOP command has two possible encodings: CS# HIGH at the clock rising edge N; and CS# LOW with CA0, CA1, CA2 HIGH at the clock rising edge N.

The NOP command will not terminate a previous operation that is still in process, such as a READ burst or WRITE burst cycle.

### **Simplified Bus Interface State Diagram**


The state diagram (see Figure 148 (page 201)) provides a simplified illustration of the bus interface, supported state transitions, and the commands that control them. For a complete description of device behavior, use the information provided in the state diagram with the truth tables and timing specifications.

The truth tables describe device behavior and applicable restrictions when considering the actual state of all banks.



## 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP NO OPERATION Command

Figure 148: Simplified Bus Interface State Diagram



Note: 1. All banks are precharged in the idle state.



### **Truth Tables**

Truth tables provide complementary information to the state diagram. They also clarify device behavior and applicable restrictions when considering the actual state of the banks.

Unspecified operations and timings are illegal. To ensure proper operation after an illegal event, the device must be powered down and then restarted using the specified initialization sequence before normal operation can continue.

#### **Table 85: Command Truth Table**

Notes 1-11 apply to all parameters conditions

	Comm	and Pin	s					CA	Pins					
	CKI													СК
Command	CK(n-1)	CK(n)	CS#	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	Edge
MRW	Н	Н	L	L	L	L	L	MA0	MA1	MA2	MA3	MA4	MA5	
	Н	Н	Х	MA6	MA7	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7	7_
MRR	Н	Н	L	L	L	L	Н	MA0	MA1	MA2	MA3	MA4	MA5	
	Н	Н	Х	MA6	A6 MA7 X						¬Ł			
REFRESH	Н	Н	L	L	L	Н	L			)	X			<u>-</u>
(per bank)	Н	Н	Х		'		·	`	X					¬Ł
REFRESH	Н	Н	L	L	L	Н	Н			)	X			
(all banks)	Н	Н	Х		'		<b>'</b>	,	X					7_
Enter self	Н	L	L	L	L	Н				Х				F
refresh	Х	L	Х					)	X					7L
ACTIVATE	Н	Н	L	L	Н	R8	R9	R10	R11	R12	BA0	BA1	BA2	
(bank)	Н	Н	Х	R0	R1	R2	R3	R4	R5	R6	R7	R13	R14	¬Ł
WRITE (bank)	Н	Н	L	Н	L	L	RFU	RFU	C1	C2	BA0	BA1	BA2	
	Н	Н	Х	AP	C3	C4	C5	C6	C7	C8	C9	C10	C11	7L
READ (bank)	Н	Н	L	Н	L	Н	RFU	RFU	C1	C2	BA0	BA1	BA2	Ŧ
	Н	Н	Х	AP	C3	C4	C5	C6	C7	C8	C9	C10	C11	7L
PRECHARGE	Н	Н	L	Н	Н	L	Н	AB	Х	Х	BA0	BA1	BA2	<u>-</u>
(bank)	Н	Н	Х			<u> </u>	<u> </u>	`	X	<u>'</u>	•	<u>'</u>	<u> </u>	7_
BST	Н	Н	L	Н	Н	L	L			)	X			<u>-</u>
	Н	Н	Х		'		·	`	X					7_
Enter DPD	Н	L	L	Н	Н	L				Х				F
	Х	L	Х		'			)	X					7L
NOP	Н	Н	L	Н	Н	Н				Х				
	Н	Н	Х	X					7_					
Maintain PD,	L	L	L	н н н х										
SREF, DPD, (NOP)	L	L	Х					)	X					7L



#### **Table 85: Command Truth Table (Continued)**

Notes 1–11 apply to all parameters conditions

	Comm	and Pin	s					CA	Pins					
	CKI	•										СК		
Command	CK(n-1)	CK(n)	CS#	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	Edge
NOP	Н	Н	Н			•		2	X					<b>-</b>
	Н	Н	Х					2	X					7_
Maintain PD,	L	L	Н		X						<b>-</b>			
SREF, DPD, (NOP)	L	L	Х					2	X					7_
Enter power-	Н	L	Н					2	X					<b>-</b>
down	Х	L	Х		X							7_		
Exit PD, SREF,	L	Н	Н		X							<b>-</b>		
DPD	Х	Н	Х					2	X					<b>₹</b>

- Notes: 1. All commands are defined by the current state of CS#, CA0, CA1, CA2, CA3, and CKE at the rising edge of the clock.
  - 2. Bank addresses (BA) determine which bank will be operated upon.
  - 3. AP HIGH during a READ or WRITE command indicates that an auto precharge will occur to the bank associated with the READ or WRITE command.
  - 4. X indicates a "Don't Care" state, with a defined logic level, either HIGH (H) or LOW (L).
  - 5. Self refresh exit and DPD exit are asynchronous.
  - 6.  $V_{RFF}$  must be between 0 and  $V_{DDO}$  during self refresh and DPD operation.
  - 7. CAxr refers to command/address bit "x" on the rising edge of clock.
  - 8. CAxf refers to command/address bit "x" on the falling edge of clock.
  - 9. CS# and CKE are sampled on the rising edge of the clock. 10. Per-bank refresh is only supported in devices with eight banks.
  - 11. The least-significant column address C0 is not transmitted on the CA bus, and is inferred to be zero.

#### **Table 86: CKE Truth Table**

Notes 1-5 apply to all parameters and conditions; L = LOW, H = HIGH, X = "Don't Care"

Current State	CKEn-1	CKEn	CS#	Command n	Operation <i>n</i>	Next State	Notes
Active power-down	L	L	Х	Х	Maintain active power-down	Active power-down	
	L	Н	Н	NOP	Exit active power-down	Active	6, 7
Idle power-down	L	L	Х	Х	Maintain idle power-down	Idle power-down	
	L	Н	Н	NOP	Exit idle power-down	Idle	6, 7
Resetting idle power-down	L	L	Х	Х	Maintain resetting power-down	Resetting power-down	
	L	Н	Н	NOP	Exit resetting power-down	Idle or resetting	6, 7, 8



#### **Table 86: CKE Truth Table (Continued)**

Notes 1-5 apply to all parameters and conditions; L = LOW, H = HIGH, X = "Don't Care"

117				Command	Don't eare		
Current State	CKEn-1	CKEn	CS#		Operation n	Next State	Notes
Current State	CKEII- I	CREII	C3#	n	Operation II	Next State	Mores
Deep power-	L	L	Х	X	Maintain deep power-down	Deep	
down						power-down	
	L	Н	Н	NOP	Exit deep power-down	Power-on	9
Self refresh	L	L	Х	Х	Maintain self refresh	Self refresh	
	L	Н	Н	NOP	Exit self refresh	Idle	10, 11
Bank(s) active	Н	L	Н	NOP	Enter active power-down	Active	
						power-down	
All banks idle	Н	L	Н	NOP	Enter idle power-down	Idle	
						power-down	
	Н	L	L	Enter self	Enter self refresh	Self refresh	
				refresh			
	Н	L	L	DPD	Enter deep power-down	Deep	
						power-down	
Resetting	Н	L	Н	NOP	Enter resetting power-down	Resetting	
						power-down	
Other states	Н	Н		Re	efer to the command truth table		

- Notes: 1. Current state = the state of the device immediately prior to the clock rising edge n.
  - 2. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
  - 3. CKEn = the logic state of CKE at clock rising edge n; CKEn-1 was the state of CKE at the previous clock edge.
  - 4. CS#= the logic state of CS# at the clock rising edge n.
  - 5. Command n = the command registered at clock edge n, and operation n is a result of command n.
  - 6. Power-down exit time (tXP) must elapse before any command other than NOP is issued.
  - 7. The clock must toggle at least twice prior to the <sup>t</sup>XP period.
  - 8. Upon exiting the resetting power-down state, the device will return to the idle state if <sup>t</sup>INIT5 has expired.
  - 9. The DPD exit procedure must be followed as described in Deep Power Down.
  - 10. Self refresh exit time (<sup>t</sup>XSR) must elapse before any command other than NOP is issued.
  - 11. The clock must toggle at least twice prior to the <sup>t</sup>XSR time.

### Table 87: Current State Bank n to Command to Bank n Truth Table

Notes 1-5 apply to all parameters and conditions

<b>Current State</b>	Command	Operation	Next State	Notes
Any	NOP	Continue previous operation	Current state	



#### Table 87: Current State Bank n to Command to Bank n Truth Table (Continued)

Notes 1-5 apply to all parameters and conditions

<b>Current State</b>	Command	Operation	Next State	Notes
Idle	ACTIVATE	Select and activate row	Active	
	Refresh (per bank)	Begin to refresh	Refreshing (per bank)	6
	Refresh (all banks)	Begin to refresh	Refreshing (all banks)	7
	MRW	Load value to mode register	MR writing	7
	MRR	Read value from mode register	Idle, MR reading	
	RESET	Begin device auto initialization	Resetting	7, 8
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	9, 10
Row active	READ	Select column and start read burst	Reading	
	WRITE	Select column and start write burst	Writing	
	MRR	Read value from mode register	Active MR reading	
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	9
Reading	READ	Select column and start new read burst	Reading	11, 12
	WRITE	Select column and start write burst	Writing	11, 12, 13
	BST	Read burst terminate	Active	14
Writing	WRITE	Select column and start new write burst	Writing	11, 12
	READ	Select column and start read burst	Reading	11, 12, 15
	BST	Write burst terminate	Active	14
Power-on	MRW RESET	Begin device auto initialization	Resetting	7, 9
Resetting	MRR	Read value from mode register	Resetting MR reading	

Notes

- 1. Values in this table apply when both CKEn -1 and CKEn are HIGH, and after <sup>t</sup>XSR or <sup>t</sup>XP has been met, if the previous state was power-down.
- 2. All states and sequences not shown are illegal or reserved.
- 3. Current state definitions:

Idle: The bank or banks have been precharged, and <sup>t</sup>RP has been met.

Active: A row in the bank has been activated, and <sup>t</sup>RCD has been met. No data bursts or accesses and no register accesses are in progress.

Reading: A READ burst has been initiated with auto precharge disabled and has not yet terminated or been terminated.

Writing: A WRITE burst has been initiated with auto precharge disabled and has not yet terminated or been terminated.

4. The states listed below must not be interrupted by a command issued to the same bank. NOP commands or supported commands to the other bank must be issued on any clock edge occurring during these states. Supported commands to the other banks are determined by that bank's current state, and the definitions given in the following table.

Precharge: Starts with registration of a PRECHARGE command and ends when <sup>t</sup>RP is met. After <sup>t</sup>RP is met, the bank is in the idle state.

Row activate: Starts with registration of an ACTIVATE command and ends when <sup>t</sup>RCD is met. After <sup>t</sup>RCD is met, the bank is in the active state.



READ with AP enabled: Starts with registration of a READ command with auto precharge enabled and ends when <sup>t</sup>RP is met. After <sup>t</sup>RP is met, the bank is in the idle state.

WRITE with AP enabled: Starts with registration of a WRITE command with auto precharge enabled and ends when <sup>t</sup>RP is met. After <sup>t</sup>RP is met, the bank is in the idle state.

5. The states listed below must not be interrupted by any executable command. NOP commands must be applied to each rising clock edge during these states.

Refresh (per bank): Starts with registration of a REFRESH (per bank) command and ends when <sup>t</sup>RFCpb is met. After <sup>t</sup>RFCpb is met, the bank is in the idle state.

Refresh (all banks): Starts with registration of a REFRESH (all banks) command and ends when <sup>†</sup>RFCab is met. After <sup>†</sup>RFCab is met, the device is in the all banks idle state.

Idle MR reading: Starts with registration of the MRR command and ends when <sup>t</sup>MRR is met. After <sup>t</sup>MRR is met, the device is in the all banks idle state.

Resetting MR reading: Starts with registration of the MRR command and ends when <sup>t</sup>MRR is met. After <sup>t</sup>MRR is met, the device is in the all banks idle state.

Active MR reading: Starts with registration of the MRR command and ends when <sup>t</sup>MRR is met. After <sup>t</sup>MRR is met, the bank is in the active state.

MR writing: Starts with registration of the MRW command and ends when <sup>t</sup>MRW is met. After <sup>t</sup>MRW is met, the device is in the all banks idle state.

Precharging all: Starts with registration of a PRECHARGE ALL command and ends when <sup>t</sup>RP is met. After <sup>t</sup>RP is met, the device is in the all banks idle state.

- 6. Bank-specific; requires that the bank is idle and no bursts are in progress.
- 7. Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 8. Not bank-specific.
- 9. This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
- 10. If a PRECHARGE command is issued to a bank in the idle state, <sup>†</sup>RP still applies.
- 11. A command other than NOP should not be issued to the same bank while a burst READ or burst WRITE with auto precharge is enabled.
- 12. The new READ or WRITE command could be auto precharge enabled or auto precharge disabled.
- 13. A WRITE command can be issued after the completion of the READ burst; otherwise, a BST must be issued to end the READ prior to asserting a WRITE command.
- 14. Not bank-specific. The BST command affects the most recent READ/WRITE burst started by the most recent READ/WRITE command, regardless of bank.
- 15. A READ command can be issued after completion of the WRITE burst; otherwise, a BST must be used to end the WRITE prior to asserting another READ command.

#### Table 88: Current State Bank n to Command to Bank m Truth Table

Notes 1-6 apply to all parameters and conditions

Current State of Bank <i>n</i>	Command to Bank <i>m</i>	Operation	Next State for Bank <i>m</i>	Notes
Any	NOP	Continue previous operation	Current state of bank m	
Idle	Any	Any command supported to bank m	-	7



#### Table 88: Current State Bank n to Command to Bank m Truth Table (Continued)

Notes 1-6 apply to all parameters and conditions

Current State				
of Bank n	Command to Bank m	Operation	Next State for Bank m	Notes
Row activating,	ACTIVATE	Select and activate row in bank m	Active	8
active, or pre- charging	READ	Select column and start READ burst from bank <i>m</i>	Reading	9
	WRITE	Select column and start WRITE burst to bank <i>m</i>	Writing	9
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	10
	MRR	READ value from mode register	Idle MR reading or active MR reading	11, 12, 13
	BST	READ or WRITE burst terminates an ongoing READ/WRITE from/to bank m	Active	7
Reading (auto precharge	READ	Select column and start READ burst from bank <i>m</i>	Reading	9
disabled)	WRITE	Select column and start WRITE burst to bank <i>m</i>	Writing	9, 14
	ACTIVATE	Select and activate row in bank m	Active	
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	10
Writing (auto precharge	READ	Select column and start READ burst from bank <i>m</i>	Reading	9, 15
disabled)	WRITE	Select column and start WRITE burst to bank <i>m</i>	Writing	9
	ACTIVATE	Select and activate row in bank m	Active	
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	10
Reading with auto precharge	READ	Select column and start READ burst from bank <i>m</i>	Reading	9, 16
	WRITE	Select column and start WRITE burst to bank <i>m</i>	Writing	9, 14, 16
	ACTIVATE	Select and activate row in bank m	Active	
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	10
Writing with auto precharge	READ	Select column and start READ burst from bank <i>m</i>	Reading	9, 15, 16
	WRITE	Select column and start WRITE burst to bank <i>m</i>	Writing	9, 16
	ACTIVATE	Select and activate row in bank m	Active	
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	10
Power-on	MRW RESET	Begin device auto initialization	Resetting	17, 18
Resetting	MRR	Read value from mode register	Resetting MR reading	

- Notes: 1. This table applies when: the previous state was self refresh or power-down; after tXSR or <sup>t</sup>XP has been met; and both CKEn -1 and CKEn are HIGH.
  - 2. All states and sequences not shown are illegal or reserved.



#### 3. Current state definitions:

Idle: The bank has been precharged and <sup>t</sup>RP has been met.

Active: A row in the bank has been activated, <sup>t</sup>RCD has been met, no data bursts or accesses and no register accesses are in progress.

Read: A READ burst has been initiated with auto precharge disabled and the READ has not yet terminated or been terminated.

Write: A WRITE burst has been initiated with auto precharge disabled and the WRITE has not yet terminated or been terminated.

- 4. Refresh, self refresh, and MRW commands can only be issued when all banks are idle.
- 5. A BST command cannot be issued to another bank; it applies only to the bank represented by the current state.
- 6. The states listed below must not be interrupted by any executable command. NOP commands must be applied during each clock cycle while in these states:

Idle MRR: Starts with registration of the MRR command and ends when <sup>t</sup>MRR has been met. After <sup>t</sup>MRR is met, the device is in the all banks idle state.

Reset MRR: Starts with registration of the MRR command and ends when <sup>t</sup>MRR has been met. After <sup>t</sup>MRR is met, the device is in the all banks idle state.

Active MRR: Starts with registration of the MRR command and ends when <sup>t</sup>MRR has been met. After <sup>t</sup>MRR is met, the bank is in the active state.

MRW: Starts with registration of the MRW command and ends when <sup>t</sup>MRW has been met. After <sup>t</sup>MRW is met, the device is in the all banks idle state.

- 7. BST is supported only if a READ or WRITE burst is ongoing.
- 8.  $^{t}$ RRD must be met between the ACTIVATE command to bank n and any subsequent ACTIVATE command to bank m.
- 9. READs or WRITEs listed in the command column include READs and WRITEs with or without auto precharge enabled.
- 10. This command may or may not be bank-specific. If all banks are being precharged, they must be in a valid state for precharging.
- 11. MRR is supported in the row-activating state.
- 12. MRR is supported in the precharging state.
- 13. The next state for bank m depends on the current state of bank m (idle, row-activating, precharging, or active).
- 14. A WRITE command can be issued after the completion of the READ burst; otherwise a BST must be issued to end the READ prior to asserting a WRITE command.
- 15. A READ command can be issued after the completion of the WRITE burst; otherwise, a BST must be issued to end the WRITE prior to asserting another READ command.
- 16. A READ with auto precharge enabled or a WRITE with auto precharge enabled can be followed by any valid command to other banks provided that the timing restrictions in the PRECHARGE and Auto Precharge Clarification table are met.
- 17. Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 18. RESET command is achieved through MODE REGISTER WRITE command.



**Table 89: DM Truth Table** 

Functional Name	DM	DQ	Notes
Write enable	L	Valid	1
Write inhibit	Н	X	1

Note: 1. Used to mask write data, and is provided simultaneously with the corresponding input data.



### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP **Electrical Specifications**

## **Electrical Specifications**

### **Absolute Maximum Ratings**

Stresses greater than those listed below may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this document is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

**Table 90: Absolute Maximum DC Ratings** 

Parameter	Symbol	Min	Max	Unit	Notes
V <sub>DD1</sub> supply voltage relative to V <sub>SS</sub>	V <sub>DD1</sub>	-0.4	+2.3	V	1
V <sub>DD2</sub> supply voltage relative to V <sub>SS</sub>	V <sub>DD2</sub> (1.2V)	-0.4	+1.6	V	1
V <sub>DDCA</sub> supply voltage relative to V <sub>SSCA</sub>	V <sub>DDCA</sub>	-0.4	+1.6	V	1, 2
V <sub>DDQ</sub> supply voltage relative to V <sub>SSQ</sub>	$V_{DDQ}$	-0.4	+1.6	V	1, 3
Voltage on any ball relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-0.4	+1.6	V	
Storage temperature	T <sub>STG</sub>	-55	+125	°C	4

- Notes: 1. See 1. Voltage Ramp under Power-Up (page 137).
  - 2.  $V_{REFCA}$  0.6  $\leq V_{DDCA}$ ; however,  $V_{REFCA}$  may be  $\geq V_{DDCA}$  provided that  $V_{REFCA} \leq 300$  mV.
  - 3.  $V_{REFDQ}$  0.6  $\leq V_{DDQ}$ ; however,  $V_{REFDQ}$  may be  $\geq V_{DDQ}$  provided that  $V_{REFDQ} \leq 300$  mV.
  - 4. Storage temperature is the case surface temperature on the center/top side of the device. For measurement conditions, refer to the JESD51-2 standard.

### **Input/Output Capacitance**

#### **Table 91: Input/Output Capacitance**

Note 1 applies to all parameters and conditions

		LPDDR2 1066-466		LPDDR2	400-200		
Parameter	Symbol	MIN	MAX	MIN	MAX	Unit	Notes
Input capacitance, CK and CK#	C <sub>CK</sub>	1.0	2.0	1.0	2.0	pF	2, 3
Input capacitance delta, CK and CK#	C <sub>DCK</sub>	0	0.20	0	0.25	pF	2, 3, 4
Input capacitance, all other input- only pins	C <sub>I</sub>	1.0	2.0	1.0	2.0	pF	2, 3, 5
Input capacitance delta, all other input- only pins	C <sub>DI</sub>	-0.40	+0.40	-0.50	+0.50	pF	2, 3, 6
Input/output capacitance, DQ, DM, DQS, DQS#	C <sub>IO</sub>	1.25	2.5	1.25	2.5	pF	2, 3, 7, 8
Input/output capacitance delta, DQS, DQS#	C <sub>DDQS</sub>	0	0.25	0	0.30	pF	2, 3, 8, 9
Input/output capacitance delta, DQ, DM	C <sub>DIO</sub>	-0.5	+0.5	-0.6	+0.6	pF	2, 3, 8, 10



### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP **Electrical Specifications – IDD Specifications and Conditions**

#### **Table 91: Input/Output Capacitance (Continued)**

Note 1 applies to all parameters and conditions

		LPDDR2 1066-466		LPDDR2 400-200			
Parameter	Symbol	MIN	MAX	MIN	MAX	Unit	Notes
Input/output capacitance ZQ	$C_{ZQ}$	0	2.5	0	2.5	рF	2, 3, 11

- Notes: 1.  $T_C 40^{\circ}C$  to  $+105^{\circ}C$ ;  $V_{DDQ} = 1.14 1.3V$ ;  $V_{DDCA} = 1.14 1.3V$ ;  $V_{DD1} = 1.7 1.95V$ ;  $V_{DD2} = 1.14 1.3V$ 
  - 2. This parameter applies to die devices only (does not include package capacitance).
  - 3. This parameter is not subject to production testing. It is verified by design and characterization. The capacitance is measured according to JEP147 (procedure for measuring input capacitance using a vector network analyzer), with V<sub>DD1</sub>, V<sub>DD2</sub>, V<sub>DDQ</sub>, V<sub>SS</sub>, V<sub>SSCA</sub>, and V<sub>SSQ</sub> applied; all other pins are left floating.
  - 4. Absolute value of C<sub>CK</sub> C<sub>CK#</sub>.
  - 5. C<sub>I</sub> applies to CS#, CKE, and CA[9:0].
  - 6.  $C_{DI} = C_I 0.5 \times (C_{CK} + C_{CK} \#)$ .
  - 7. DM loading matches DQ and DQS.
  - 8. MR3 I/O configuration drive strength OP[3:0] = 0001b (34.3 ohm typical).
  - 9. Absolute value of C<sub>DQS</sub> and C<sub>DQS</sub>#.
  - 10.  $C_{DIO} = C_{IO} 0.5 \times (C_{DQS} + C_{DQS\#})$  in byte-lane.
  - 11. Maximum external load capacitance on ZQ pin: 5pF.

### **Electrical Specifications – IDD Specifications and Conditions**

The following definitions and conditions are used in the I<sub>DD</sub> measurement tables unless stated otherwise:

- LOW:  $V_{IN} \le V_{IL(DC)max}$
- HIGH:  $V_{IN} \ge V_{IH(DC)min}$
- STABLE: Inputs are stable at a HIGH or LOW level
- SWITCHING: See the following three tables

#### **Table 92: Switching for CA Input Signals**

Notes 1-3 apply to all parameters and conditions

	CK Rising/ CK#Falling	CK Falling/ CK# Rising						
Cycle	1	N	N + 1		N + 2		N -	+ 3
CS#	HIG	GH	HIG	GH	HIG	GH	HIG	GH
CA0	Н	L	L	L	L	Н	Н	Н
CA1	Н	Н	Н	L	L	L	L	Н
CA2	Н	L	L	L	L	Н	Н	Н
CA3	Н	Н	Н	L	L	L	L	Н
CA4	Н	L	L	L	L	Н	Н	Н
CA5	Н	Н	Н	L	L	L	L	Н
CA6	Н	L	L	L	L	Н	Н	Н
CA7	Н	Н	Н	L	L	L	L	Н



### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP **Electrical Specifications – IDD Specifications and Conditions**

#### **Table 92: Switching for CA Input Signals (Continued)**

Notes 1-3 apply to all parameters and conditions

				CK Falling/ CK# Rising				
CA8	Н	L	L	L	L	Н	Н	Н
CA9	Н	Н	Н	L	L	L	L	Н

- Notes: 1. CS# must always be driven HIGH.
  - 2. For each clock cycle, 50% of the CA bus is changing between HIGH and LOW.
  - 3. The noted pattern (N, N + 1, N + 2, N + 3...) is used continuously during I<sub>DD</sub> measurement for I<sub>DD</sub> values that require switching on the CA bus.

Table 93: Switching for IDD4R

Clock	CKE	CS#	Clock Cycle Number	Command	CA[2:0]	CA[9:3]	All DQ
Rising	Н	L	N	Read_Rising	HLH	LHLHLHL	L
Falling	Н	L	N	Read_Falling	LLL	LLLLLLL	L
Rising	Н	Н	N +1	NOP	LLL	LLLLLLL	Н
Falling	Н	Н	N + 1	NOP	HLH	LHLLHLH	L
Rising	Н	L	N + 2	Read_Rising	HLH	LHLLHLH	Н
Falling	Н	L	N + 2	Read_Falling	LLL	нннннн	Н
Rising	Н	Н	N + 3	NOP	LLL	нннннн	Н
Falling	Н	Н	N + 3	NOP	HLH	LHLHLHL	L

- Notes: 1. Data strobe (DQS) is changing between HIGH and LOW with every clock cycle.
  - 2. The noted pattern (N, N + 1...) is used continuously during  $I_{DD}$  measurement for  $I_{DD4R}$ .

**Table 94: Switching for IDD4W** 

Clock	CKE	CS#	Clock Cycle Number	Command	CA[2:0]	CA[9:3]	All DQ
Rising	Н	L	N	Write_Rising	LLH	LHLHLHL	L
Falling	Н	L	N	Write_Falling	LLL	LLLLLLL	L
Rising	Н	Н	N +1	NOP	LLL	LLLLLLL	Н
Falling	Н	Н	N + 1	NOP	HLH	LHLLHLH	L
Rising	Н	L	N + 2	Write_Rising	LLH	LHLLHLH	Н
Falling	Н	L	N + 2	Write_Falling	LLL	нннннн	Н
Rising	Н	Н	N + 3	NOP	LLL	нннннн	Н
Falling	Н	Н	N + 3	NOP	HLH	LHLHLHL	L

- Notes: 1. Data strobe (DQS) is changing between HIGH and LOW with every clock cycle.
  - 2. Data masking (DM) must always be driven LOW.
  - 3. The noted pattern (N, N + 1...) is used continuously during  $I_{DD}$  measurement for  $I_{DD4W}$ .



# 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Electrical Specifications – $I_{DD}$ Specifications and Conditions

### Table 95: $I_{\text{DD}}$ Specification Parameters and Operating Conditions

Notes 1–3 apply to all parameters and conditions

Parameter/Condition	Symbol	Power Supply	Notes
Operating one bank active-precharge current (SDRAM): <sup>t</sup> CK = <sup>t</sup> CKmin;	I <sub>DD01</sub>	V <sub>DD1</sub>	
RC = tRCmin; CKE is HIGH; CS# is HIGH between valid commands; CA bus in-	I <sub>DD02</sub>	V <sub>DD2</sub>	
puts are switching; Data bus inputs are stable	I <sub>DD0in</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	4
Idle power-down standby current: <sup>t</sup> CK = <sup>t</sup> CKmin; CKE is LOW; CS# is HIGH;	I <sub>DD2P1</sub>	V <sub>DD1</sub>	
All banks are idle; CA bus inputs are switching; Data bus inputs are stable	I <sub>DD2P2</sub>	V <sub>DD2</sub>	
	I <sub>DD2P,in</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	4
Idle power-down standby current with clock stop: CK = LOW, CK# =	I <sub>DD2PS1</sub>	V <sub>DD1</sub>	
HIGH; CKE is LOW; CS# is HIGH; All banks are idle; CA bus inputs are stable;	I <sub>DD2PS2</sub>	V <sub>DD2</sub>	
Data bus inputs are stable	I <sub>DD2PS,in</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	4
Idle non-power-down standby current: <sup>t</sup> CK = <sup>t</sup> CKmin; CKE is HIGH; CS# is	I <sub>DD2N1</sub>	V <sub>DD1</sub>	
HIGH; All banks are idle; CA bus inputs are switching; Data bus inputs are sta-	I <sub>DD2N2</sub>	V <sub>DD2</sub>	
ble	I <sub>DD2N,in</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	4
Idle non-power-down standby current with clock stopped: CK = LOW;	I <sub>DD2NS1</sub>	V <sub>DD1</sub>	
CK# = HIGH; CKE is HIGH; CS# is HIGH; All banks are idle; CA bus inputs are	I <sub>DD2NS2</sub>	V <sub>DD2</sub>	
stable; Data bus inputs are stable	I <sub>DD2NS,in</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	4
Active power-down standby current: <sup>t</sup> CK = <sup>t</sup> CKmin; CKE is LOW; CS# is	I <sub>DD3P1</sub>	V <sub>DD1</sub>	
HIGH; One bank is active; CA bus inputs are switching; Data bus inputs are	I <sub>DD3P2</sub>	V <sub>DD2</sub>	
stable	I <sub>DD3P,in</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	4
Active power-down standby current with clock stop: CK = LOW, CK# =	I <sub>DD3PS1</sub>	V <sub>DD1</sub>	
HIGH; CKE is LOW; CS# is HIGH; One bank is active; CA bus inputs are stable;	I <sub>DD3PS2</sub>	V <sub>DD2</sub>	
Data bus inputs are stable	I <sub>DD3PS,in</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	4
Active non-power-down standby current: <sup>t</sup> CK = <sup>t</sup> CKmin; CKE is HIGH; CS#	I <sub>DD3N1</sub>	V <sub>DD1</sub>	
is HIGH; One bank is active; CA bus inputs are switching; Data bus inputs are	I <sub>DD3N2</sub>	V <sub>DD2</sub>	
stable	I <sub>DD3N,in</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	4
Active non-power-down standby current with clock stopped: CK =	I <sub>DD3NS1</sub>	V <sub>DD1</sub>	
LOW, CK# = HIGH CKE is HIGH; CS# is HIGH; One bank is active; CA bus inputs	I <sub>DD3NS2</sub>	V <sub>DD2</sub>	
are stable; Data bus inputs are stable	I <sub>DD3NS,in</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	4
Operating burst READ current: <sup>t</sup> CK = <sup>t</sup> CKmin; CS# is HIGH between valid	I <sub>DD4R1</sub>	V <sub>DD1</sub>	
commands; One bank is active; BL = 4; RL = RL (MIN); CA bus inputs are	I <sub>DD4R2</sub>	V <sub>DD2</sub>	
switching; 50% data change each burst transfer	I <sub>DD4R,in</sub>	V <sub>DDCA</sub>	
	I <sub>DD4RQ</sub>	$V_{DDQ}$	5
Operating burst WRITE current: <sup>t</sup> CK = <sup>t</sup> CKmin; CS# is HIGH between valid	I <sub>DD4W1</sub>	V <sub>DD1</sub>	
commands; One bank is active; BL = 4; WL = WLmin; CA bus inputs are switch-	I <sub>DD4W2</sub>	V <sub>DD2</sub>	
ing; 50% data change each burst transfer	I <sub>DD4W,in</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	4
All-bank REFRESH burst current: <sup>t</sup> CK = <sup>t</sup> CKmin; CKE is HIGH between valid	I <sub>DD51</sub>	V <sub>DD1</sub>	
commands; <sup>t</sup> RC = <sup>t</sup> RFCabmin; Burst refresh; CA bus inputs are switching; Data	I <sub>DD52</sub>	V <sub>DD2</sub>	
bus inputs are stable	I <sub>DD5IN</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	4



### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP AC and DC Operating Conditions

#### **Table 95: IDD Specification Parameters and Operating Conditions (Continued)**

Notes 1-3 apply to all parameters and conditions

Parameter/Condition	Symbol	Power Supply	Notes
All-bank REFRESH average current: <sup>t</sup> CK = <sup>t</sup> CKmin; CKE is HIGH between	I <sub>DD5AB1</sub>	V <sub>DD1</sub>	
valid commands; <sup>t</sup> RC = <sup>t</sup> REFI; CA bus inputs are switching; Data bus inputs are	I <sub>DD5AB2</sub>	V <sub>DD2</sub>	
stable	I <sub>DD5AB,in</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	4
<b>Per-bank REFRESH average current:</b> <sup>t</sup> CK = <sup>t</sup> CKmin; CKE is HIGH between	I <sub>DD5PB1</sub>	V <sub>DD1</sub>	6
valid commands; <sup>t</sup> RC = <sup>t</sup> REFI/8; CA bus inputs are switching; Data bus inputs	I <sub>DD5PB2</sub>	V <sub>DD2</sub>	6
are stable	I <sub>DD5PB,in</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	4, 6
<b>Self refresh current (–25°C to +85°C):</b> CK = LOW, CK# = HIGH; CKE is LOW;	I <sub>DD61</sub>	V <sub>DD1</sub>	7
CA bus inputs are stable; Data bus inputs are stable; Maximum 1x self refresh	I <sub>DD62</sub>	V <sub>DD2</sub>	7
rate	I <sub>DD6IN</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	4, 7
Self refresh current (+85°C to +105°C): CK = LOW, CK# = HIGH; CKE is	I <sub>DD6ET1</sub>	V <sub>DD1</sub>	7, 8
LOW; CA bus inputs are stable; Data bus inputs are stable	I <sub>DD6ET2</sub>	V <sub>DD2</sub>	7, 8
	I <sub>DD6ET,in</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	4, 7, 8
<b>Deep power-down current:</b> CK = LOW, CK# = HIGH; CKE is LOW; CA bus in-	I <sub>DD81</sub>	V <sub>DD1</sub>	8
puts are stable; Data bus inputs are stable	I <sub>DD82</sub>	V <sub>DD2</sub>	8
	I <sub>DD8IN</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	4, 8

- Notes: 1. I<sub>DD</sub> values are the maximum of the distribution of the arithmetic mean.
  - 2. IDD current specifications are tested after the device is properly initialized.
  - 3. The 1x self refresh rate is the rate at which the device is refreshed internally during self refresh, before going into the extended temperature range.
  - 4. Measured currents are the sum of  $V_{DDQ}$  and  $V_{DDCA}$ .
  - 5. Guaranteed by design with output reference load and  $R_{ON} = 40$  ohm.
  - 6. Per-bank REFRESH is only applicable for LPDDR2-S4 device densities 1Gb or higher.
  - 7. This is the general definition that applies to full-array self refresh.
  - 8.  $I_{DD6ET}$  and  $I_{DD8}$  are typical values, are sampled only, and are not tested.

### **AC and DC Operating Conditions**

Operation or timing that is not specified is illegal. To ensure proper operation, the device must be initialized properly.

**Table 96: Recommended DC Operating Conditions** 

		LPDDR2-S4B			
Symbol	Min	Тур	Max	Power Supply	Unit
V <sub>DD1</sub> <sup>1</sup>	1.70	1.80	1.95	Core power 1	V
V <sub>DD2</sub>	1.14	1.20	1.30	Core power 2	V
$V_{DDCA}$	1.14	1.20	1.30	Input buffer power	V
$V_{\mathrm{DDQ}}$	1.14	1.20	1.30	I/O buffer power	V

Note: 1.  $V_{DD1}$  uses significantly less power than  $V_{DD2}$ .



### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP **AC and DC Operating Conditions**

#### **Table 97: Input Leakage Current**

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input leakage current: For CA, CKE, CS#, CK, CK#; Any input $0V \le V_{IN} \le V_{DDCA}$ ; (All other pins not under test = $0V$ )	IL	-2	2	μА	1
$V_{REF}$ supply leakage current: $V_{REFDQ} = V_{DDQ}/2$ , or $V_{REFCA} = V_{DDCA}/2$ ; (All other pins not under test = 0V)	I <sub>VREF</sub>	-1	1	μΑ	2

- Notes: 1. Although DM is for input only, the DM leakage must match the DQ and DQS/DQS# output leakage specification.
  - 2. The minimum limit requirement is for testing purposes. The leakage current on  $V_{RFFCA}$ and V<sub>RFFDO</sub> pins should be minimal.

#### **Table 98: Operating Temperature Range**

Parameter/Condition	Symbol	Min	Мах	Unit
IT temperature range	T <sub>CASE</sub> 1	-40	+85	°C
AT temperature range		-40	+105	°C

- Notes: 1. Operating temperature is the case surface temperature at the center of the top side of the device. For measurement conditions, refer to the JESD51-2 standard.
  - 2. Some applications require operation in the maximum case temperature range, between 85°C and 105°C. For some LPDDR2 devices, derating may be necessary to operate in this range (see the MR4 Device Temperature (MA[7:0] = 04h) table).
  - 3. Either the device operating temperature or the temperature sensor can be used to set an appropriate refresh rate, determine the need for AC timing derating, and/or monitor the operating temperature (see Temperature Sensor). When using the temperature sensor, the actual device case temperature may be higher than the T<sub>CASE</sub> rating that applies for the operating temperature range. For example, T<sub>CASE</sub> could be above 85°C when the temperature sensor indicates a temperature of less than 85°C.



4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP AC and DC Logic Input Measurement Levels for Single-Ended Signals

### **AC and DC Logic Input Measurement Levels for Single-Ended Signals**

#### Table 99: Single-Ended AC and DC Input Levels for CA and CS# Inputs

		LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200			
Symbol	Parameter	Min	Max	Min	Max	Unit	Notes
V <sub>IHCA(AC)</sub>	AC input logic HIGH	V <sub>REF</sub> + 0.220	Note 2	V <sub>REF</sub> + 0.300	Note 2	V	1, 2
V <sub>ILCA(AC)</sub>	AC input logic LOW	Note 2	V <sub>REF</sub> - 0.220	Note 2	V <sub>REF</sub> - 0.300	V	1, 2
V <sub>IHCA(DC)</sub>	DC input logic HIGH	V <sub>REF</sub> + 0.130	V <sub>DDCA</sub>	V <sub>REF</sub> + 0.200	V <sub>DDCA</sub>	V	1
V <sub>ILCA(DC)</sub>	DC input logic LOW	V <sub>SSCA</sub>	V <sub>REF</sub> - 0.130	V <sub>SSCA</sub>	V <sub>REF</sub> - 0.200	V	1
V <sub>REFCA(DC)</sub>	Reference voltage for CA and CS# inputs	0.49 × V <sub>DDCA</sub>	0.51 × V <sub>DDCA</sub>	0.49 × V <sub>DDCA</sub>	0.51 × V <sub>DDCA</sub>	V	3, 4

- Notes: 1. For CA and CS# input-only pins.  $V_{REF} = V_{REFCA(DC)}$ .
  - 2. See Overshoot and Undershoot Definition.
  - 3. The AC peak noise on  $V_{REFCA}$  could prevent  $V_{REFCA}$  from deviating more than  $\pm 1\%$   $V_{DDCA}$ from  $V_{REFCA(DC)}$  (for reference, approximately  $\pm 12$ mV).
  - 4. For reference, approximately  $V_{DDCA}/2 \pm 12mV$ .

#### Table 100: Single-Ended AC and DC Input Levels for CKE

Symbol	Parameter	Min Max		Unit	Notes
$V_{IHCKE}$	CKE input HIGH level	$0.8 \times V_{DDCA}$	Note 1	V	1
$V_{ILCKE}$	CKE input LOW level	Note 1	0.2 × V <sub>DDCA</sub>	V	1

Note: 1. See Overshoot and Undershoot Definition.

#### Table 101: Single-Ended AC and DC Input Levels for DQ and DM

		LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200			
Symbol	Parameter	Min	Мах	Min	Мах	Unit	Notes
V <sub>IHDQ(AC)</sub>	AC input logic HIGH	V <sub>REF</sub> + 0.220	Note 2	$V_{REF} + 0.300$	Note 2	V	1, 2
V <sub>ILDQ(AC)</sub>	AC input logic LOW	Note 2	V <sub>REF</sub> - 0.220	Note 2	V <sub>REF</sub> - 0.300	V	1, 2
V <sub>IHDQ(DC)</sub>	DC input logic HIGH	V <sub>REF</sub> + 0.130	$V_{DDQ}$	V <sub>REF</sub> + 0.200	$V_{DDQ}$	V	1
V <sub>ILDQ(DC)</sub>	DC input logic LOW	V <sub>SSQ</sub>	V <sub>REF</sub> - 0.130	$V_{SSQ}$	V <sub>REF</sub> - 0.200	V	1
V <sub>REFDQ(DC)</sub>	Reference voltage for DQ and DM inputs	0.49 × V <sub>DDQ</sub>	0.51 × V <sub>DDQ</sub>	0.49 × V <sub>DDQ</sub>	0.51 × V <sub>DDQ</sub>	V	3, 4

- Notes: 1. For DQ input-only pins.  $V_{REF} = V_{REFDQ(DC)}$ .
  - 2. See Overshoot and Undershoot Definition.
  - 3. The AC peak noise on  $V_{REFDQ}$  could prevent  $V_{REFDQ}$  from deviating more than  $\pm 1\%~V_{DDQ}$ from  $V_{REFDQ(DC)}$  (for reference, approximately  $\pm 12mV$ ).
  - 4. For reference, approximately. V<sub>DDO</sub>/2 ±12mV.




# 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP AC and DC Logic Input Measurement Levels for Single-Ended Signals

#### **V<sub>REF</sub> Tolerances**

The DC tolerance limits and AC noise limits for the reference voltages  $V_{REFCA}$  and  $V_{REFDQ}$  are illustrated below. This figure shows a valid reference voltage  $V_{REF}(t)$  as a function of time.  $V_{DD}$  is used in place of  $V_{DDCA}$  for  $V_{REFCA}$ , and  $V_{DDQ}$  for  $V_{REFDQ}$ .  $V_{REF(DC)}$  is the linear average of  $V_{REF}(t)$  over a very long period of time (for example, 1 second) and is specified as a fraction of the linear average of  $V_{DDQ}$  or  $V_{DDCA}$ , also over a very long period of time (for example, 1 second). This average must meet the MIN/MAX requirements in Table 99 (page 216). Additionally,  $V_{REF}(t)$  can temporarily deviate from  $V_{REF(DC)}$  by no more than  $\pm 1\%$   $V_{DD}$ .  $V_{REF}(t)$  cannot track noise on  $V_{DDQ}$  or  $V_{DDCA}$  if doing so would force  $V_{REF}$  outside these specifications.

Figure 149: V<sub>REF</sub> DC Tolerance and V<sub>REF</sub> AC Noise Limits



The voltage levels for setup and hold time measurements  $V_{IH(AC)}$ ,  $V_{IH(DC)}$ ,  $V_{IL(AC)}$ , and  $V_{IL(DC)}$  are dependent on  $V_{REF}$ .

 $V_{REF}$  DC variations affect the absolute voltage a signal must reach to achieve a valid HIGH or LOW, as well as the time from which setup and hold times are measured. When  $V_{REF}$  is outside the specified levels, devices will function correctly with appropriate timing deratings as long as:

- $\bullet~$   $V_{REF}$  is maintained between 0.44 x  $V_{DDQ}$  (or  $V_{DDCA}$ ) and 0.56 x  $V_{DDQ}$  (or  $V_{DDCA}$ ), and
- the controller achieves the required single-ended AC and DC input levels from instantaneous  $V_{REF}$  (see Table 99 (page 216)).

System timing and voltage budgets must account for V<sub>REF</sub> deviations outside this range.


The setup/hold specification and derating values must include time and voltage associated with  $V_{REF}$  AC noise. Timing and voltage effects due to AC noise on  $V_{REF}$  up to the specified limit (±1%  $V_{DD}$ ) are included in LPDDR2 timings and their associated deratings.



#### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP AC and DC Logic Input Measurement Levels for Single-Ended **Signals**

#### **Input Signal**

Figure 150: LPDDR2-466 to LPDDR2-1066 Input Signal




- Notes: 1. Numbers reflect typical values.
  - 2. For CA[9:0], CK, CK#, and CS# V<sub>DD</sub> stands for V<sub>DDCA</sub>. For DQ, DM, DQS, and DQS#, V<sub>DD</sub> stands for V<sub>DDQ</sub>.
  - 3. For CA[9:0], CK, CK#, and CS#  $V_{SS}$  stands for  $V_{SSCA}$ . For DQ, DM, DQS, and DQS#,  $V_{SS}$ stands for V<sub>SSO</sub>.



#### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP AC and DC Logic Input Measurement Levels for Single-Ended **Signals**

Figure 151: LPDDR2-200 to LPDDR2-400 Input Signal




- Notes: 1. Numbers reflect typical values.
  - 2. For CA[9:0], CK, CK#, and CS#  $V_{DD}$  stands for  $V_{DDCA}$ . For DQ, DM, DQS, and DQS#,  $V_{DD}$ stands for  $V_{DDQ}$ .
  - 3. For CA[9:0], CK, CK#, and CS#  $V_{SS}$  stands for  $V_{SSCA}$ . For DQ, DM, DQS, and DQS#,  $V_{SS}$ stands for V<sub>SSO</sub>.



# 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP AC and DC Logic Input Measurement Levels for Differential Signals

### **AC and DC Logic Input Measurement Levels for Differential Signals**

Figure 152: Differential AC Swing Time and <sup>t</sup>DVAC



#### **Table 102: Differential AC and DC Input Levels**

For CK and CK#,  $V_{REF} = V_{REFCA(DC)}$ ; For DQS and DQS#  $V_{REF} = V_{REFDQ(DC)}$ 

		LPDDR2-1066 1	to LPDDR2-466	LPDDR2-400 to	o LPDDR2-200		
Symbol	Parameter	Min	Max	Min	Max	Unit	Notes
$V_{IH,diff(AC)}$	Differential input HIGH AC	$2 \times (V_{IH(AC)} - V_{REF})$	Note 1	$2 \times (V_{IH(AC)} - V_{REF})$	Note 1	٧	2
V <sub>IL,diff(AC)</sub>	Differential input LOW AC	Note 1	$2 \times (V_{REF} - V_{IL(AC)})$	Note 1	$2 \times (V_{REF} - V_{IL(AC)})$	V	2
$V_{IH,diff(DC)}$	Differential input HIGH	$2 \times (V_{IH(DC)} - V_{REF})$	Note 1	$2 \times (V_{IH(DC)} - V_{REF})$	Note 1	٧	3
V <sub>IL,diff(DC)</sub>	Differential input LOW	Note 1	$2 \times (V_{REF} - V_{IL(DC)})$	Note 1	$2 \times (V_{REF} - V_{IL(DC)})$	V	3

Notes: 1. These values are not defined, however the single-ended signals CK, CK#, DQS, and DQS# must be within the respective limits (V<sub>IH(DC)max</sub>, V<sub>IL(DC)min</sub>) for single-ended signals and must comply with the specified limitations for overshoot and undershoot (see Overshoot and Undershoot Definition).



#### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP AC and DC Logic Input Measurement Levels for Differential Signals

- 2. For CK and CK#, use  $V_{IH}/V_{IL(AC)}$  of CA and  $V_{REFCA}$ ; for DQS and DQS#, use  $V_{IH}/V_{IL(AC)}$  of DQ and  $V_{REFDQ}$ . If a reduced AC HIGH or AC LOW is used for a signal group, the reduced voltage level also applies.
- 3. Used to define a differential signal slew rate.

### Table 103: CK/CK# and DQS/DQS# Time Requirements Before Ringback (<sup>t</sup>DVAC)

	<sup>t</sup> DVAC (ps) at V <sub>IH</sub> /V <sub>ILdiff(AC)</sub> = 440mV	<sup>t</sup> DVAC (ps) at V <sub>IH</sub> /V <sub>ILdiff(AC)</sub> = 600mV
Slew Rate (V/ns)	Min	Min
> 4.0	175	75
4.0	170	57
3.0	167	50
2.0	163	38
1.8	162	34
1.6	161	29
1.4	159	22
1.2	155	13
1.0	150	0
< 1.0	150	0

### **Single-Ended Requirements for Differential Signals**

Each individual component of a differential signal (CK, CK#, DQS, and DQS#) must also comply with certain requirements for single-ended signals.


CK and CK# must meet  $V_{SEH(AC)min}/V_{SEL(AC)max}$  in every half cycle. DQS, DQS# must meet  $V_{SEH(AC)min}/V_{SEL(AC)max}$  in every half cycle preceding and following a valid transition

The applicable AC levels for CA and DQ differ by speed bin.



# 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP AC and DC Logic Input Measurement Levels for Differential Signals

Figure 153: Single-Ended Requirements for Differential Signals



Note that while CA and DQ signal requirements are referenced to  $V_{REF}$ , the single-ended components of differential signals also have a requirement with respect to  $V_{DDO}/2$  for DQS, and  $V_{DDCA}/2$  for CK.

The transition of single-ended signals through the AC levels is used to measure setup time. For single-ended components of differential signals, the requirement to reach  $V_{\text{SEL(AC)max}}$  or  $V_{\text{SEH(AC)min}}$  has no bearing on timing. This requirement does, however, add a restriction on the common mode characteristics of these signals (see "Single-Ended AC and DC Input Levels for CA and CS# Inputs" for CK/CK# single-ended requirements, and "Single-Ended AC and DC Input Levels for DQ and DM" for DQ and DQM single-ended requirements).

Table 104: Single-Ended Levels for CK, CK#, DQS, DQS#

		LPDDR2-1066 1	to LPDDR2-466	LPDDR2-400 to			
Symbol	Parameter	Min	Max	Min	Max	Unit	Notes
V <sub>SEH(AC)</sub>	Single-ended HIGH level for strobes	(V <sub>DDQ</sub> /2) + 0.220	Note 1	$(V_{DDQ}/2) + 0.300$	Note 1	V	2, 3
	Single-ended HIGH level for CK, CK#	$(V_{DDCA}/2) + 0.220$	Note 1	$(V_{DDCA}/2) + 0.300$	Note 1	V	2, 3
V <sub>SEL(AC)</sub>	Single-ended LOW level for strobes	Note 1	(V <sub>DDQ</sub> /2) - 0.220	Note 1	(V <sub>DDQ</sub> /2) – 0.300	V	2, 3
	Single-ended LOW level for CK, CK#	Note 1	(V <sub>DDCA</sub> /2) - 0.220	Note 1	(V <sub>DDCA</sub> /2) – 0.300	V	2, 3

Notes: 1. These values are not defined, however, the single-ended signals CK, CK#, DQS0, DQS#0, DQS1, DQS1, DQS41, DQS2, DQS42, DQS3, DQS43 must be within the respective limits (V<sub>IH(DC)max</sub>/ V<sub>IL(DC)min</sub>) for single-ended signals, and must comply with the specified limitations for overshoot and undershoot (See Overshoot and Undershoot Definition).



#### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP **AC and DC Logic Input Measurement Levels for Differential** Signals

- 2. For CK and CK#, use V<sub>SEH</sub>/V<sub>SEL(AC)</sub> of CA; for strobes (DQS[3:0] and DQS#[3:0]), use V<sub>IH</sub>/V<sub>IL(AC)</sub> of DQ.
- 3.  $V_{IH(AC)}$  and  $V_{IL(AC)}$  for DQ are based on  $V_{REFDQ}$ ;  $V_{SEH(AC)}$  and  $V_{SEL(AC)}$  for CA are based on V<sub>REFCA</sub>. If a reduced AC HIGH or AC LOW is used for a signal group, the reduced level applies.

### **Differential Input Crosspoint Voltage**

To ensure tight setup and hold times as well as output skew parameters with respect to clock and strobe, each crosspoint voltage of differential input signals (CK, CK#, DQS, and DQS#) must meet the specifications in Table 104 (page 222). The differential input crosspoint voltage ( $V_{\rm IX}$ ) is measured from the actual crosspoint of the true signal and its and complement to the midlevel between V<sub>DD</sub> and V<sub>SS</sub>.

Figure 154: V<sub>IX</sub> Definition




Table 105: Crosspoint Voltage for Differential Input Signals (CK, CK#, DQS, DQS#)

		LPDDR2-1066 to LPDDR2-200			
Symbol	Parameter	Min	Max	Unit	Notes
V <sub>IXCA(AC)</sub>	Differential input crosspoint voltage relative to V <sub>DDCA</sub> /2 for CK and CK#	-120	120	mV	1, 2
V <sub>IXDQ(AC)</sub>	Differential input crosspoint voltage relative to $V_{DDQ}/2$ for DQS and DQS#	-120	120	mV	1, 2

- Notes: 1. The typical value of  $V_{IX(AC)}$  is expected to be about 0.5 ×  $V_{DD}$  of the transmitting device, and it is expected to track variations in V<sub>DD</sub>. V<sub>IX(AC)</sub> indicates the voltage at which differential input signals must cross.
  - 2. For CK and CK#,  $V_{REF} = V_{REFCA(DC)}$ . For DQS and DQS#,  $V_{REF} = V_{REFDO(DC)}$ .

#### **Input Slew Rate**




## 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Output Characteristics and Operating Conditions

**Table 106: Differential Input Slew Rate Definition** 

	Measured <sup>1</sup>		
Description	From	То	Defined by
Differential input slew rate for rising edge (CK/CK# and DQS/DQS#)	$V_{IL,diff,max}$	V <sub>IH,diff,min</sub>	[V <sub>IH,diff,min</sub> - V <sub>IL,diff,max</sub> ] / ΔTR <sub>diff</sub>
Differential input slew rate for falling edge (CK/CK# and DQS/DQS#)	V <sub>IH,diff,min</sub>	V <sub>IL,diff,max</sub>	[V <sub>IH,diff,min</sub> - V <sub>IL,diff,max</sub> ] / ΔTF <sub>diff</sub>

Note: 1. The differential signals (CK/CK# and DQS/DQS#) must be linear between these thresholds.

Figure 155: Differential Input Slew Rate Definition for CK, CK#, DQS, and DQS#



### **Output Characteristics and Operating Conditions**

**Table 107: Single-Ended AC and DC Output Levels** 

Symbol	Parameter		Value	Unit	Notes
V <sub>OH(AC)</sub>	AC output HIGH measurement level (for output slew	rate)	V <sub>REF</sub> + 0.12	V	
V <sub>OL(AC)</sub>	AC output LOW measurement level (for output slew rate)		V <sub>REF</sub> - 0.12	V	
V <sub>OH(DC)</sub>	DC output HIGH measurement level (for I-V curve line	earity)	0.9 x V <sub>DDQ</sub>	V	1
V <sub>OL(DC)</sub>	DC output LOW measurement level (for I-V curve linearity)		0.1 x V <sub>DDQ</sub>	V	2
I <sub>OZ</sub>	Output leakage current (DQ, DM, DQS, DQS#); DQ,	MIN	-5	μA	
	DQS, DQS# are disabled; $0V \le V_{OUT} \le V_{DDQ}$	MAX	+5	μA	
MMpupd	Delta output impedance between pull-up and pull-	MIN	-15	%	
	down for DQ/DM	MAX	+15	%	

Notes: 1.  $I_{OH} = -0.1 \text{mA}$ .

2.  $I_{OL} = 0.1 \text{mA}$ .



### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Output Characteristics and Operating Conditions

**Table 108: Differential AC and DC Output Levels** 

Symbol	Parameter	Value	Unit
V <sub>OHdiff(AC)</sub>	AC differential output HIGH measurement level (for output SR)	+ 0.2 x V <sub>DDQ</sub>	V
V <sub>OLdiff(AC)</sub>	AC differential output LOW measurement level (for output SR)	- 0.2 x V <sub>DDQ</sub>	V

#### **Single-Ended Output Slew Rate**


With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between  $V_{OL(AC)}$  and  $V_{OH(AC)}$  for single-ended signals.

**Table 109: Single-Ended Output Slew Rate Definition** 

	Measured		
Description	From	То	Defined by
Single-ended output slew rate for rising edge	V <sub>OL(AC)</sub>	V <sub>OH(AC)</sub>	$[V_{OH(AC)} - V_{OL(AC)}] / \Delta TR_{SE}$
Single-ended output slew rate for falling edge	V <sub>OH(AC)</sub>	V <sub>OL(AC)</sub>	[V <sub>OH(AC)</sub> - V <sub>OL(AC)</sub> ] / ΔTF <sub>SE</sub>

Note: 1. Output slew rate is verified by design and characterization and may not be subject to production testing.

Figure 156: Single-Ended Output Slew Rate Definition



#### **Table 110: Single-Ended Output Slew Rate**

Notes 1-5 apply to all parameters conditions

		Val	lue	
Parameter	Symbol	Min	Мах	Unit
Single-ended output slew rate (output impedance = $40\Omega \pm 30\%$ )	SRQ <sub>SE</sub>	1.5	3.5	V/ns
Single-ended output slew rate (output impedance = $60\Omega \pm 30\%$ )	SRQ <sub>SE</sub>	1.0	2.5	V/ns



#### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP **Output Characteristics and Operating Conditions**

#### **Table 110: Single-Ended Output Slew Rate (Continued)**

Notes 1-5 apply to all parameters conditions

		Val	lue	
Parameter	Symbol	Min	Мах	Unit
Output slew-rate-matching ratio (pull-up to pull-down)		0.7	1.4	_

- Notes: 1. Definitions: SR = slew rate; Q = output (similar to DQ = data-in, data-out); SE = singleended signals.
  - 2. Measured with output reference load.
  - 3. The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage over the entire temperature and voltage range. For a given output, the ratio represents the maximum difference between pull-up and pull-down drivers due to process variation.
  - 4. The output slew rate for falling and rising edges is defined and measured between  $V_{OL(AC)}$  and  $V_{OH(AC)}$ .
  - 5. Slew rates are measured under typical simultaneous switching output (SSO) conditions, with one-half of DQ signals per data byte driving HIGH and one-half of DQ signals per data byte driving LOW.

#### **Differential Output Slew Rate**

With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between V<sub>OL,diff(AC)</sub> and V<sub>OH,diff(AC)</sub> for differential signals.

#### **Table 111: Differential Output Slew Rate Definition**


	Measured		
Description	From	То	Defined by
Differential output slew rate for rising edge	V <sub>OL,diff(AC)</sub>	$V_{OH,diff(AC)}$	$[V_{OH,diff(AC)} - V_{OL,diff(AC)}] / \Delta TR_{diff}$
Differential output slew rate for falling edge	V <sub>OH,diff(AC)</sub>	$V_{OL,diff(AC)}$	$[V_{OH,diff(AC)} - V_{OL,diff(AC)}] / \Delta TF_{diff}$

Note: 1. Output slew rate is verified by design and characterization and may not be subject to production testing.



### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Output Characteristics and Operating Conditions

**Figure 157: Differential Output Slew Rate Definition** 



**Table 112: Differential Output Slew Rate** 

		Value		
Parameter	Symbol	Min	Max	Unit
Differential output slew rate (output impedance = $40\Omega \pm 30\%$ )	SRQ <sub>diff</sub>	3.0	7.0	V/ns
Differential output slew rate (output impedance = $60\Omega \pm 30\%$ )	SRQ <sub>diff</sub>	2.0	5.0	V/ns

Notes:

- 1. Definitions: SR = slew rate; Q = output (similar to DQ = data-in, data-out); SE = single-ended signals.
- 2. Measured with output reference load.
- 3. The output slew rate for falling and rising edges is defined and measured between  $V_{OL(AC)}$  and  $V_{OH(AC)}$ .
- 4. Slew rates are measured under typical simultaneous switching output (SSO) conditions, with one-half of DQ signals per data byte driving HIGH and one-half of DQ signals per data byte driving LOW.

**Table 113: AC Overshoot/Undershoot Specification** 

Applies for CA[9:0], CS#, CKE, CK, CK#, DQ, DQS, DQS#, DM

Parameter		933	800	667	533	400	333	Unit
Maximum peak amplitude provided for overshoot area	0.35	0.35	0.35	0.35	0.35	0.35	0.35	V
Maximum peak amplitude provided for undershoot area	0.35	0.35	0.35	0.35	0.35	0.35	0.35	V
Maximum area above V <sub>DD</sub> <sup>1</sup>	0.15	0.17	0.20	0.24	0.30	0.40	0.48	V/ns
Maximum area below V <sub>SS</sub> <sup>2</sup>	0.15	0.17	0.20	0.24	0.30	0.40	0.48	V/ns


Notes

- V<sub>DD</sub> stands for V<sub>DDCA</sub> for CA[9:0], CK, CK#, CS#, and CKE. V<sub>DD</sub> stands for V<sub>DDQ</sub> for DQ, DM, DQS, and DQS#.
- 2. V<sub>SS</sub> stands for V<sub>SSCA</sub> for CA[9:0], CK, CK#, CS#, and CKE. V<sub>SS</sub> stands for V<sub>SSQ</sub> for DQ, DM, DQS, and DQS#.



## 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Output Characteristics and Operating Conditions

Figure 158: Overshoot and Undershoot Definition



Notes: 1.  $V_{DD}$  stands for  $V_{DDCA}$  for CA[9:0], CK, CK#, CS#, and CKE.  $V_{DD}$  stands for  $V_{DDQ}$  for DQ, DM, DQS, and DQS#.

2.  $V_{SS}$  stands for  $V_{SSCA}$  for CA[9:0], CK, CK#, CS#, and CKE.  $V_{SS}$  stands for  $V_{SSQ}$  for DQ, DM, DQS, and DQS#.

Downloaded from Arrow.com.




### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Output Driver Impedance

#### **HSUL\_12 Driver Output Timing Reference Load**

The timing reference loads are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally with one or more coaxial transmission lines terminated at the tester electronics.

Figure 159: HSUL\_12 Driver Output Reference Load for Timing and Slew Rate



Note: 1. All output timing parameter values (<sup>t</sup>DQSCK, <sup>t</sup>DQSQ, <sup>t</sup>QHS, <sup>t</sup>HZ, <sup>t</sup>RPRE etc.) are reported with respect to this reference load. This reference load is also used to report slew rate.

### **Output Driver Impedance**

Output driver impedance is selected by a mode register during initialization. To achieve tighter tolerances, ZQ calibration is required. Output specifications refer to the default output drive unless specifically stated otherwise. The output driver impedance  $R_{\rm ON}$  is defined by the value of the external reference resistor  $R_{\rm ZO}$  as follows:

$$R_{ONPU} = \frac{V_{DDQ} - V_{OUT}}{ABS(I_{OUT})}$$

When R<sub>ONPD</sub> is turned off.

$$R_{\text{ONPD}} = \frac{V_{\text{OUT}}}{\text{ABS}(I_{\text{OUT}})}$$


When R<sub>ONPU</sub> is turned off.



#### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP **Output Driver Impedance**

**Figure 160: Output Driver** 

### Chip in Drive Mode



### **Output Driver Impedance Characteristics with ZQ Calibration**

Output driver impedance is defined by the value of the external reference resistor R<sub>ZO</sub>. Typical R<sub>ZO</sub> is 240 ohms.

Table 114: Output Driver DC Electrical Characteristics with ZQ Calibration

Notes 1-4 apply to all parameters and conditions

R <sub>ONnom</sub>	Resistor	V <sub>OUT</sub>	Min	Тур	Max	Unit	Notes
34.3Ω	R <sub>ON34PD</sub>	0.5 × V <sub>DDQ</sub>	0.85	1.00	1.15	R <sub>ZQ</sub> /7	
	R <sub>ON34PU</sub>	0.5 × V <sub>DDQ</sub>	0.85	1.00	1.15	R <sub>ZQ</sub> /7	
40.0Ω	R <sub>ON40PD</sub>	0.5 × V <sub>DDQ</sub>	0.85	1.00	1.15	R <sub>ZQ</sub> /6	
	R <sub>ON40PU</sub>	0.5 × V <sub>DDQ</sub>	0.85	1.00	1.15	R <sub>ZQ</sub> /6	
48.0Ω	R <sub>ON48PD</sub>	0.5 × V <sub>DDQ</sub>	0.85	1.00	1.15	R <sub>ZQ</sub> /5	
	R <sub>ON48PU</sub>	0.5 × V <sub>DDQ</sub>	0.85	1.00	1.15	R <sub>ZQ</sub> /5	
60.0Ω	R <sub>ON60PD</sub>	0.5 × V <sub>DDQ</sub>	0.85	1.00	1.15	R <sub>ZQ</sub> /4	
	R <sub>ON60PU</sub>	0.5 × V <sub>DDQ</sub>	0.85	1.00	1.15	R <sub>ZQ</sub> /4	
80.0Ω	R <sub>ON80PD</sub>	0.5 × V <sub>DDQ</sub>	0.85	1.00	1.15	R <sub>ZQ</sub> /3	
	R <sub>ON80PU</sub>	0.5 × V <sub>DDQ</sub>	0.85	1.00	1.15	R <sub>ZQ</sub> /3	
120.0Ω	R <sub>ON120PD</sub>	0.5 × V <sub>DDQ</sub>	0.85	1.00	1.15	R <sub>ZQ</sub> /2	
	R <sub>ON120PU</sub>	0.5 × V <sub>DDQ</sub>	0.85	1.00	1.15	R <sub>ZQ</sub> /2	
Mismatch between pull-up and pull-down	$MM_{PUPD}$		-15.00		+15.00	%	5

- Notes: 1. Applies across entire operating temperature range after calibration.
  - 2.  $R_{ZO} = 240\Omega$ .
  - 3. The tolerance limits are specified after calibration, with fixed voltage and temperature. For behavior of the tolerance limits if temperature or voltage changes after calibration, see Output Driver Temperature and Voltage Sensitivity.
  - 4. Pull-down and pull-up output driver impedances should be calibrated at 0.5 x V<sub>DDO</sub>.
  - 5. Measurement definition for mismatch between pull-up and pull-down, MM<sub>PUPD</sub>:



#### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP **Output Driver Impedance**

Measure  $R_{ONPU}$  and  $R_{ONPD}$ , both at  $0.5 \times V_{DDQ}$ :

$$MM_{PUPD} = \frac{R_{ONPU} - R_{ONPD}}{R_{ON.nom}} \times 100$$

For example, with  $MM_{PUPD}$  (MAX) = 15% and  $R_{ONPD}$  = 0.85,  $RON_{PU}$  must be less than 1.0.

#### **Output Driver Temperature and Voltage Sensitivity**

If temperature and/or voltage change after calibration, the tolerance limits widen.

**Table 115: Output Driver Sensitivity Definition** 

Resistor	V <sub>OUT</sub>	Min	Мах	Unit
R <sub>ONPD</sub>	$0.5 \times V_{DDQ}$	$85 - (dR_{ON}dT \cdot  \Delta T ) - (dR_{ON}dV \cdot  \Delta V )$	$115 + (dR_{ON}dT \cdot  \Delta T ) - (dR_{ON}dV \cdot  \Delta V )$	%
R <sub>ONPU</sub>				

- Notes: 1.  $\Delta T = T T$  (at calibration).  $\Delta V = V V$  (at calibration).
  - 2. dR<sub>ON</sub>dT and dR<sub>ON</sub>dV are not subject to production testing; they are verified by design and characterization.

**Table 116: Output Driver Temperature and Voltage Sensitivity** 

Symbol	Parameter	Min	Max	Unit
R <sub>ONdT</sub>	R <sub>ON</sub> temperature sensitivity	0.00	0.75	%/°C
R <sub>ONdV</sub>	R <sub>ON</sub> voltage sensitivity	0.00	0.20	%/mV

#### **Output Impedance Characteristics Without ZQ Calibration**

Output driver impedance is defined by design and characterization as the default setting.

Table 117: Output Driver DC Electrical Characteristics Without ZQ Calibration

RON <sub>nom</sub>	Resistor	V <sub>OUT</sub>	Min	Тур	Max	Unit
34.3Ω	R <sub>ON34PD</sub>	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	R <sub>ZQ</sub> /7
	R <sub>ON34PU</sub>	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	R <sub>ZQ</sub> /7
40.0Ω	R <sub>ON40PD</sub>	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	R <sub>ZQ</sub> /6
	R <sub>ON40PU</sub>	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	R <sub>ZQ</sub> /6
48.0Ω	R <sub>ON48PD</sub>	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	R <sub>ZQ</sub> /5
	R <sub>ON48PU</sub>	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	R <sub>ZQ</sub> /5
60.0Ω	R <sub>ON60PD</sub>	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	R <sub>ZQ</sub> /4
	R <sub>ON60PU</sub>	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	R <sub>ZQ</sub> /4
80.0Ω	R <sub>ON80PD</sub>	0.5 × V <sub>DDQ</sub>	0.70	1.00	1.30	R <sub>ZQ</sub> /3
	R <sub>ON80PU</sub>	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	R <sub>ZQ</sub> /3



## 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Output Driver Impedance

**Table 117: Output Driver DC Electrical Characteristics Without ZQ Calibration (Continued)** 

RON <sub>nom</sub>	Resistor	V <sub>OUT</sub>	Min	Тур	Мах	Unit
120.0Ω	R <sub>ON120PD</sub>	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	R <sub>ZQ</sub> /2
	R <sub>ON120PU</sub>	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	R <sub>ZQ</sub> /2

Notes: 1. Applies across entire operating temperature range without calibration.

2.  $R_{ZQ} = 240\Omega$ .

**Table 118: I-V Curves** 

				$R_{ON} = 24$	0Ω (R <sub>ZQ</sub> )					
		Pull-I	Down			Pul	l-Up			
	(	Current (mA)	/ R <sub>ON</sub> (ohms	3)	(	Current (mA)	/ R <sub>ON</sub> (ohms	)		
		alue after				alue after				
		ESET	With Ca		`	ESET	With Calibration			
Voltage (V)	Min (mA)	Max (mA)	Min (mA)	Max (mA)	Min (mA)	Max (mA)	Min (mA)	Max (mA)		
0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00		
0.05	0.19	0.32	0.21	0.26	-0.19	-0.32	-0.21	-0.26		
0.10	0.38	0.64	0.40	0.53	-0.38	-0.64	-0.40	-0.53		
0.15	0.56	0.94	0.60	0.78	-0.56	-0.94	-0.60	-0.78		
0.20	0.74	1.26	0.79	1.04	-0.74	-1.26	-0.79	-1.04		
0.25	0.92	1.57	0.98	1.29	-0.92	-1.57	-0.98	-1.29		
0.30	1.08	1.86	1.17	1.53	-1.08	-1.86	-1.17	-1.53		
0.35	1.25	2.17	1.35	1.79	-1.25	-2.17	-1.35	-1.79		
0.40	1.40	2.46	1.52	2.03	-1.40	-2.46	-1.52	-2.03		
0.45	1.54	2.74	1.69	2.26	-1.54	-2.74	-1.69	-2.26		
0.50	1.68	3.02	1.86	2.49	-1.68	-3.02	-1.86	-2.49		
0.55	1.81	3.30	2.02	2.72	-1.81	-3.30	-2.02	-2.72		
0.60	1.92	3.57	2.17	2.94	-1.92	-3.57	-2.17	-2.94		
0.65	2.02	3.83	2.32	3.15	-2.02	-3.83	-2.32	-3.15		
0.70	2.11	4.08	2.46	3.36	-2.11	-4.08	-2.46	-3.36		
0.75	2.19	4.31	2.58	3.55	-2.19	-4.31	-2.58	-3.55		
0.80	2.25	4.54	2.70	3.74	-2.25	-4.54	-2.70	-3.74		
0.85	2.30	4.74	2.81	3.91	-2.30	-4.74	-2.81	-3.91		
0.90	2.34	4.92	2.89	4.05	-2.34	-4.92	-2.89	-4.05		
0.95	2.37	5.08	2.97	4.23	-2.37	-5.08	-2.97	-4.23		
1.00	2.41	5.20	3.04	4.33	-2.41	-5.20	-3.04	-4.33		
1.05	2.43	5.31	3.09	4.44	-2.43	-5.31	-3.09	-4.44		
1.10	2.46	5.41	3.14	4.52	-2.46	-5.41	-3.14	-4.52		
1.15	2.48	5.48	3.19	4.59	-2.48	-5.48	-3.19	-4.59		
1.20	2.50	5.55	3.23	4.65	-2.50	-5.55	-3.23	-4.65		



## 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Output Driver Impedance

Figure 161: Output Impedance = 240 Ohms, I-V Curves After ZQRESET





Figure 162: Output Impedance = 240 Ohms, I-V Curves After Calibration





## 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Clock Specification

### **Clock Specification**

The specified clock jitter is a random jitter with Gaussian distribution. Input clocks violating minimum or maximum values may result in device malfunction.

**Table 119: Definitions and Calculations** 

Symbol	Description	Calculation	Notes
<sup>t</sup> CK(avg) and <i>n</i> CK	The average clock period across any consecutive 200-cycle window. Each clock period is calculated from rising clock edge to rising clock edge.  Unit <sup>t</sup> CK(avg) represents the actual clock average <sup>t</sup> CK(avg)of the input clock under operation. Unit	$t_{CK(avg)} = \left(\sum_{j=1}^{N} t_{CK_j}\right)/N$ Where N = 200	
	nCK represents one clock cycle of the input clock, counting from actual clock edge to actual clock edge.		
	<sup>t</sup> CK(avg)can change no more than ±1% within a 100-clock-cycle window, provided that all jitter and timing specifications are met.		
tCK(abs)	The absolute clock period, as measured from one rising clock edge to the next consecutive rising clock edge.		1
<sup>t</sup> CH(avg)	The average HIGH pulse width, as calculated across any 200 consecutive HIGH pulses.	${}^{t}CH(avg) = \left(\sum_{j=1}^{N} {}^{t}CH_{j}\right) / (N \times {}^{t}CK(avg))$ Where N = 200	
<sup>t</sup> CL(avg)	The average LOW pulse width, as calculated across any 200 consecutive LOW pulses.	$t_{CL(avg)} = \left(\sum_{j=1}^{N} t_{CL_j}\right) / (N \times t_{CK(avg)})$ Where N = 200	
<sup>t</sup> JIT(per)	The single-period jitter defined as the largest deviation of any signal <sup>t</sup> CK from <sup>t</sup> CK(avg).	$^{t}$ JIT(per) = min/max of $\left(^{t}$ CK <sub>i</sub> - $^{t}$ CK(avg) $\right)$ Where i = 1 to 200	1
<sup>t</sup> JIT(per),act	The actual clock jitter for a given system.		
<sup>t</sup> JIT(per), allowed	The specified clock period jitter allowance.		
tJIT(cc)	The absolute difference in clock periods between two consecutive clock cycles. <sup>†</sup> JIT(cc) defines the cycle-to-cycle jitter.	$^{t}$ JIT(cc) = max of $\left(^{t}CK_{i+1} - ^{t}CK_{i}\right)$	1
<sup>t</sup> ERR(nper)	The cumulative error across $n$ multiple consecutive cycles from ${}^{t}CK(avg)$ .	$t_{ERR(nper)} = \left(\sum_{j=i}^{i+n-1} t_{CK_j}\right) - (n \times t_{CK(avg)})$	1
<sup>t</sup> ERR(nper),act	The actual cumulative error over <i>n</i> cycles for a given system.		
<sup>t</sup> ERR(nper), allowed	The specified cumulative error allowance over <i>n</i> cycles.		
<sup>t</sup> ERR(nper),min	The minimum <sup>t</sup> ERR(nper).	$^{\dagger}$ ERR(nper),min = (1 + 0.68LN(n)) × $^{\dagger}$ JIT(per),min	2



#### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP **Clock Period Jitter**

**Table 119: Definitions and Calculations (Continued)** 

Symbol	Description	Calculation	Notes
tERR(nper),max	The maximum <sup>t</sup> ERR(nper).	$^{\dagger}$ ERR(nper),max = (1 + 0.68LN(n)) × $^{\dagger}$ JIT(per),max	2
<sup>t</sup> JIT(duty)	Defined with absolute and average specifications for <sup>t</sup> CH and <sup>t</sup> CL, respectively.	$^{t}$ JIT(duty),min =  MIN(( $^{t}$ CH(abs),min – $^{t}$ CH(avg),min),  ( $^{t}$ CL(abs),min – $^{t}$ CL(avg),min)) × $^{t}$ CK(avg)	
		$^{t}$ JIT(duty),max = MAX(( $^{t}$ CH(abs),max - $^{t}$ CH(avg),max), ( $^{t}$ CL(abs),max - $^{t}$ CL(avg),max)) × $^{t}$ CK(avg)	

- Notes: 1. Not subject to production testing.
  - 2. Using these equations, <sup>t</sup>ERR(nper) tables can be generated for each <sup>t</sup>JIT(per), act value.

### <sup>t</sup>CK(abs), <sup>t</sup>CH(abs), and <sup>t</sup>CL(abs)

These parameters are specified with their average values; however, the relationship between the average timing and the absolute instantaneous timing (defined in the following table) is applicable at all times.

Table 120: tCK(abs), tCH(abs), and tCL(abs) Definitions

Parameter	Symbol	Minimum	Unit
Absolute clock period	tCK(abs)	<sup>t</sup> CK(avg),min + <sup>t</sup> JIT(per),min	ps <sup>1</sup>
Absolute clock HIGH pulse width	<sup>t</sup> CH(abs)	<sup>t</sup> CH(avg),min + <sup>t</sup> JIT(duty),min <sup>2</sup> / <sup>t</sup> CK(avg)min	<sup>t</sup> CK(avg)
Absolute clock LOW pulse width	tCL(abs)	<sup>t</sup> CL(avg),min + <sup>t</sup> JIT(duty),min <sup>2</sup> / <sup>t</sup> CK(avg)min	<sup>t</sup> CK(avg)

- Notes: 1. <sup>t</sup>CK(avg), min is expressed in ps for this table.
  - 2. <sup>t</sup>JIT(duty),min is a negative value.

#### **Clock Period Jitter**

LPDDR2 devices can tolerate some clock period jitter without core timing parameter derating. This section describes device timing requirements with clock period jitter (tJIT(per)) in excess of the values found in the AC Timing section. Calculating cycle time derating and clock cycle derating are also described.

### **Clock Period Jitter Effects on Core Timing Parameters**

Core timing parameters (<sup>†</sup>RCD, <sup>†</sup>RP, <sup>†</sup>RTP, <sup>†</sup>WR, <sup>†</sup>WRA, <sup>†</sup>WTR, <sup>†</sup>RC, <sup>†</sup>RAS, <sup>†</sup>RRD, <sup>†</sup>FAW) extend across multiple clock cycles. Clock period jitter impacts these parameters when measured in numbers of clock cycles. Within the specification limits, the device is characterized and verified to support <sup>t</sup>nPARAM = RU[<sup>t</sup>PARAM/<sup>t</sup>CK(avg)]. During device operation where clock jitter is outside specification limits, the number of clocks or <sup>t</sup>CK(avg), may need to be increased based on the values for each core timing parameter.



### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Clock Period Jitter

### **Cycle Time Derating for Core Timing Parameters**

For a given number of clocks (<sup>t</sup>*n*PARAM), when <sup>t</sup>CK(avg) and <sup>t</sup>ERR(<sup>t</sup>*n*PARAM), act exceed <sup>t</sup>ERR(<sup>t</sup>*n*PARAM), allowed, cycle time derating may be required for core timing parameters.

$$CycleTimeDerating = max \left\{ \frac{^{t}PARAM + ^{t}ERR(^{t}nPARAM), act - ^{t}ERR(^{t}nPARAM), allowed}{^{t}nPARAM} - ^{t}CK(avg) \right\}, 0$$

Cycle time derating analysis should be conducted for each core timing parameter. The amount of cycle time derating required is the maximum of the cycle time deratings determined for each individual core timing parameter.

### **Clock Cycle Derating for Core Timing Parameters**

For each core timing parameter and a given number of clocks (<sup>t</sup>*n*PARAM), clock cycle derating should be specified with <sup>t</sup>JIT(per).

For a given number of clocks ( ${}^{t}nPARAM$ ), when  ${}^{t}CK(avg)$  plus ( ${}^{t}ERR({}^{t}nPARAM)$ ,act) exceed the supported cumulative  ${}^{t}ERR({}^{t}nPARAM)$ ,allowed, derating is required. If the equation below results in a positive value for a core timing parameter ( ${}^{t}CORE$ ), the required clock cycle derating will be that positive value (in clocks).

$$ClockCycleDerating = RU \left\{ \frac{t_{PARAM} + t_{ERR}(t_{nPARAM}), act - t_{ERR}(t_{nPARAM}), allowed}{t_{CK}(avg)} \right\} - t_{nPARAM}$$

Cycle-time derating analysis should be conducted for each core timing parameter.

### **Clock Jitter Effects on Command/Address Timing Parameters**

Command/address timing parameters (¹IS, ¹IH, ¹ISCKE, ¹IHCKE, ¹ISb, ¹IHb, ¹ISCKEb, ¹IHCKEb) are measured from a command/address signal (CKE, CS, or CA[9:0]) transition edge to its respective clock signal (CK/CK#) crossing. The specification values are not affected by the ¹JIT(per) applied, because the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

### **Clock Jitter Effects on READ Timing Parameters**

#### **tRPRE**

When the device is operated with input clock jitter, <sup>t</sup>RPRE must be derated by the <sup>t</sup>JIT(per),act,max of the input clock that exceeds <sup>t</sup>JIT(per),allowed,max. Output deratings are relative to the input clock:

$$t_{RPRE(min,derated)} = 0.9 - \left(\frac{t_{JIT(per),act,max} - t_{JIT(per),allowed,max}}{t_{CK(avg)}}\right)$$

For example, if the measured jitter into a LPDDR2-800 device has  ${}^{t}CK(avg) = 2500ps$ ,  ${}^{t}JIT(per)$ , act, min = -172ps, and  ${}^{t}JIT(per)$ , act, max = +193ps, then  ${}^{t}RPRE$ , min, derated = 0.9 - ( ${}^{t}JIT(per)$ , act, max -  ${}^{t}JIT(per)$ , allowed, max)/ ${}^{t}CK(avg) = 0.9$  - (193 - 100)/2500 = 0.8628  ${}^{t}CK(avg)$ .



### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Clock Period Jitter

#### <sup>t</sup>LZ(DQ), <sup>t</sup>HZ(DQ), <sup>t</sup>DQSCK, <sup>t</sup>LZ(DQS), <sup>t</sup>HZ(DQS)

These parameters are measured from a specific clock edge to a data signal transition (DMn or DQm, where: n = 0, 1, 2, or 3; and m = DQ[31:0]), and specified timings must be met with respect to that clock edge. Therefore, they are not affected by <sup>t</sup>JIT(per).

#### tQSH, tQSL

These parameters are affected by duty cycle jitter, represented by  ${}^tCH(abs)min$  and  ${}^tCL(abs)min$ . These parameters determine the absolute data valid window at the device pin. The absolute minimum data valid window at the device pin = min [( ${}^tQSH(abs)min \times {}^tCK(avg)min - {}^tDQSQmax - {}^tQHSmax$ ), ( ${}^tQSL(abs)min \times {}^tCK(avg)min - {}^tDQSQmax - {}^tQHSmax$ )]. This minimum data valid window must be met at the target frequency regardless of clock jitter.

#### **tRPST**

<sup>t</sup>RPST is affected by duty cycle jitter, represented by <sup>t</sup>CL(abs). Therefore, <sup>t</sup>RPST(abs)min can be specified by <sup>t</sup>CL(abs)min. <sup>t</sup>RPST(abs)min = <sup>t</sup>CL(abs)min - 0.05 = <sup>t</sup>QSL(abs)min.

### **Clock Jitter Effects on WRITE Timing Parameters**

#### tDS, tDH

These parameters are measured from a data signal (DM*n* or DQ*m*, where n = 0, 1, 2, 3; and m = DQ[31:0]) transition edge to its respective data strobe signal (DQS*n*, DQS*n*#: n = 0,1,2,3) crossing. The specification values are not affected by the amount of <sup>t</sup>JIT(per) applied, because the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

#### <sup>t</sup>DSS, <sup>t</sup>DSH

These parameters are measured from a data strobe signal crossing (DQSx, DQSx#) to its clock signal crossing (CK/CK#). The specification values are not affected by the amount of <sup>t</sup>JIT(per)) applied, because the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

#### tDQSS

<sup>t</sup>DQSS is measured from the clock signal crossing (CK/CK#) to the first latching data strobe signal crossing (DQSx, DQSx#). When the device is operated with input clock jitter, this parameter must be derated by the actual <sup>t</sup>JIT(per),act of the input clock in excess of <sup>t</sup>JIT(per),allowed.

$$\label{eq:defDQSS} tDQSS(min, derated) = 0.75 - \underbrace{ \begin{pmatrix} t_{JIT(per), act, min - t_{JIT(per), allowed, min \\ t_{CK(avg)} \end{pmatrix} }$$

$$^{t} DQSS(max, derated) = 1.25 - \left[\frac{^{t} JIT(per), act, max - ^{t} JIT(per), allowed, max}{^{t} CK(avg)}\right]$$

For example, if the measured jitter into an LPDDR2-800 device has  ${}^{t}CK(avg) = 2500ps$ ,  ${}^{t}JIT(per)$ ,act,min = -172ps, and  ${}^{t}JIT(per)$ ,act,max = +193ps, then:

 $^{t}$ DQSS,(min,derated) = 0.75 - ( $^{t}$ JIT(per),act,min -  $^{t}$ JIT(per),allowed,min)/ $^{t}$ CK(avg) = 0.75 - (-172 + 100)/2500 = 0.7788  $^{t}$ CK(avg), and

<sup>t</sup>DQSS,(max,derated) = 1.25 - (<sup>t</sup>JIT(per),act,max - <sup>t</sup>JIT(per),allowed,max)/<sup>t</sup>CK(avg) =



## 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Refresh Requirements

 $1.25 - (193 - 100)/2500 = 1.2128 \, {}^{t}CK(avg).$ 

### **Refresh Requirements**

#### **Table 121: Refresh Requirement Parameters (Per Density)**

Parameter		Symbol	64Mb	128Mb	256Mb	512Mb	1Gb	2Gb	4Gb	8Gb	Unit
Number of banks			4	4	4	4	8	8	8	8	
Refresh window: T <sub>CASE</sub>	≤ 85°	tREFW	32	32	32	32	32	32	32	32	ms
Refresh window: 85°C < T <sub>CASE</sub> ≤ 105°C		<sup>t</sup> REFW	8	8	8	8	8	8	8	8	ms
Required number of REFRESH commands (MIN)		R	2048	2048	4096	4096	4096	8192	8192	8192	
Average time be-	REFab	<sup>t</sup> REFI	15.6	15.6	7.8	7.8	7.8	3.9	3.9	3.9	μs
tween REFRESH com- mands (for reference only) $T_{CASE} \le 85^{\circ}C$	REFpb	<sup>t</sup> REFIpb	(REFpb	not suppo	orted belo	ow 1Gb)	0.975	0.4875	0.4875	0.4875	μs
Refresh cycle time		<sup>t</sup> RFCab	90	90	90	90	130	130	130	210	ns
Per-bank REFRESH cycle time <sup>t</sup> RFCp		<sup>t</sup> RFCpb		n	а		60	60	60	90	ns
Burst REFRESH windov 4 × 8 × <sup>t</sup> RFCab	<sup>t</sup> REFBW	2.88	2.88	2.88	2.88	4.16	4.16	4.16	6.72	μs	



### **AC Timing**

#### **Table 122: AC Timing**

		Min/	<sup>t</sup> CK			Da	ta Ra	te				
Parameter	Symbol	Max	Min	1066	933	800	667	533	400	333	Unit	Notes
Maximum frequency	-	_	-	533	466	400	333	266	200	166	MHz	
Clock Timing		-	·		-	•					-	
Average clock period	tCK(avg)	MIN	l –	1.875	2.15	2.5	3	3.75	5	6	ns	
		MAX	-	100	100	100	100	100	100	100		
Average HIGH pulse width	<sup>t</sup> CH(avg)	MIN	-	0.45	0.45	0.45	0.45	0.45	0.45	0.45	<sup>t</sup> CK	
		MAX	_	0.55	0.55	0.55	0.55	0.55	0.55	0.55	(avg)	
Average LOW pulse width	<sup>t</sup> CL(avg)	MIN	_	0.45	0.45	0.45	0.45	0.45	0.45	0.45	<sup>t</sup> CK	
		MAX	_	0.55	0.55	0.55	0.55	0.55	0.55	0.55	(avg)	
Absolute clock period	<sup>t</sup> CK(abs)	MIN	-		tCK(	avg)m	in ± <sup>t</sup> Jl	T(per)ı	min		ps	
Absolute clock HIGH pulse width	tCH(abs)	MIN	-	0.43	0.43	0.43	0.43	0.43	0.43	0.43	<sup>t</sup> CK	
		MAX	_	0.57	0.57	0.57	0.57	0.57	0.57	0.57	(avg)	
Absolute clock LOW pulse width	tCL(abs)	MIN	_	0.43	0.43	0.43	0.43	0.43	0.43	0.43	<sup>t</sup> CK	
		MAX	_	0.57	0.57	0.57	0.57	0.57	0.57	0.57	(avg)	
Clock period jitter	<sup>t</sup> JIT(per),	MIN	_	-90	-95	-100	-110	-120	-140	-150	ps	
(with supported jitter)	allowed	MAX	_	90	95	100	110	120	140	150		
Maximum clock jitter between two consectuive clock cycles (with supported jitter)	<sup>t</sup> JIT(cc), allowed	MAX	_	180	190	200	220	240	280	300	ps	
Duty cycle jitter (with supported jitter)	<sup>t</sup> JIT(duty), allowed	MIN	-						g),min × <sup>t</sup> CK(a		ps	
		MAX	-						/g),max × <sup>t</sup> CK(a			
Cumulative errors across 2 cycles	tERR(2per),	MIN	-	-132	-140	-147	-162	-177	-206	-221	ps	
	allowed	MAX	_	132	140	147	162	177	206	221		
Cumulative errors across 3 cycles	tERR(3per),	MIN	_	-157	-166	-175	-192	-210	-245	-262	ps	
	allowed	MAX	_	157	166	175	192	210	245	262		
Cumulative errors across 4 cycles	<sup>t</sup> ERR(4per),	MIN	_	-175	-185	-194	-214	-233	-272	-291	ps	
	allowed	MAX	_	175	185	194	214	233	272	291		
Cumulative errors across 5 cycles	tERR(5per),	MIN	-	-188	-199	-209	-230	-251	-293	-314	ps	
	allowed	MAX	_	188	199	209	230	251	293	314		
Cumulative errors across 6 cycles	<sup>t</sup> ERR(6per),	MIN	-	-200	-211	-222	-244	-266	-311	-333	ps	
	allowed	MAX	-	200	211	222	244	266	311	333		
Cumulative errors across 7 cycles	tERR(7per),	MIN	-	-209	-221	-232	-256	-279	-325	-348	ps	
	allowed	MAX	_	209	221	232	256	279	325	348		



#### **Table 122: AC Timing (Continued)**

		Min/										
Parameter	Symbol	Max	Min	1066	933	800	667	533	400	333	Unit	Notes
Cumulative errors across 8 cycles	tERR(8per),	MIN	_	-217	-229	-241	-266	-290	-338	-362	ps	
-	allowed	MAX	_	217	229	241	266	290	338	362		
Cumulative errors across 9 cycles	tERR(9per),	MIN	_	-224	-237	-249	-274	-299	-349	-374	ps	
	allowed	MAX	_	224	237	249	274	299	349	374	-	
Cumulative errors across 10 cycles	tERR(10per),	MIN	_	-231	-244	-257	-282	-308	-359	-385	ps	
	allowed	MAX	_	231	244	257	282	308	359	385		
Cumulative errors across 11 cycles	tERR(11per),	MIN	_	-237	-250	-263	-289	-316	-368	-395	ps	
	allowed	MAX	_	237	250	263	289	316	368	395		
Cumulative errors across 12 cycles	tERR(12per),	MIN	_	-242	-256	-269	-296	-323	-377	-403	ps	
	allowed	MAX	_	242	256	269	296	323	377	403		
Cumulative errors across $n = 13$ ,	tERR(nper),	MIN	t	ERR(np	er),allc	wed,n	nin = (	1 + 0.6	8ln(n))	×	ps	
14, 15, 49, 50 cycles	allowed					per),al					_	
		MAX	tı	ERR(npe					8ln(n))	) ×		
					ווני	per),al	lowed,	max				
ZQ Calibration Parameters	tzowiz	2 4121										
Initialization calibration time	tZQINIT	MIN	-	1	1	1	1	1	1	1	μs	
Long calibration time	<sup>t</sup> ZQCL	MIN	6	360	360	360	360	360	360	360	ns	
Short calibration time	<sup>t</sup> ZQCS	MIN	6	90	90	90	90	90	90	90	ns	
Calibration RESET time	<sup>t</sup> ZQRESET	MIN	3	50	50	50	50	50	50	50	ns	
READ Parameters <sup>3</sup>	1 .	ı		ı	1	1	ı	1	ı	1		ı
DQS output access time from	<sup>t</sup> DQSCK	MIN	_	2500	2500	2500	2500	2500		2500	ps	
CK/CK#		MAX	_	5500	5500	5500	5500	5500	5500	5500		
DQSCK delta short	<sup>t</sup> DQSCKDS	MAX	_	330	380	450	540	670	900	1080	ps	4
DQSCK delta medium	tDQSCKDM	MAX	_	680	780	900	1050	1350	1800	1900	ps	5
DQSCK delta long	<sup>t</sup> DQSCKDL	MAX	_	920	1050	1200	1400	1800	2400	_	ps	6
DQS-DQ skew	<sup>t</sup> DQSQ	MAX	_	200	220	240	280	340	400	500	ps	
Data-hold skew factor	<sup>t</sup> QHS	MAX	_	230	260	280	340	400	480	600	ps	
DQS output HIGH pulse width	<sup>t</sup> QSH	MIN	_	- <sup>t</sup> CH(abs) - 0.05					tCK			
DQS output LOW pulse width	<sup>t</sup> QSL	MIN	- <sup>†</sup> CL(abs) - 0.05					(avg)				
DQ3 output LOVV puise wiath	Q3L	IVIIIV	CL(abs) - 0.05					(avg)				
Data half period	<sup>t</sup> QHP	MIN	_			MIN (	tQSH, 1	tQSL)			tCK	
								(avg)				
DQ/DQS output hold time from DQS	<sup>t</sup> QH	MIN	-	- tQHP - tQHS						ps		



#### **Table 122: AC Timing (Continued)**

		Min/	<sup>t</sup> CK			Da	ita Ra	te				
Parameter	Symbol	Max	Min	1066	933	800	667	533	400	333	Unit	Notes
READ preamble	<sup>t</sup> RPRE	MIN	-	0.9	0.9	0.9	0.9	0.9	0.9	0.9	<sup>t</sup> CK	7
											(avg)	
READ postamble	<sup>t</sup> RPST	MIN	_			tCL(	abs) - (	0.05			<sup>t</sup> CK	8
	+. = (= = =)										(avg)	
DQS Low-Z from clock	tLZ(DQS)	MIN	-	+.		DQSCI					ps	
DQ Low-Z from clock	tLZ(DQ)	MIN	-	Ч		(MIN)			`	)	ps	
DQS High-Z from clock	tHZ(DQS)	MAX	-	4-		DQSCK	•				ps	
DQ High-Z from clock	tHZ(DQ)	MAX	_	<sup>t</sup> D(	QSCK(I	MAX) +	+ (1.4 ×	<sup>t</sup> DQS(	Q(MAX	())	ps	
WRITE Parameters <sup>3</sup>		1										
DQ and DM input hold time ( $V_{REF}$ based)	<sup>t</sup> DH	MIN	_	210	235	270	350	430	480	600	ps	
DQ and DM input setup time ( $V_{\text{REF}}$ based)	<sup>t</sup> DS	MIN	_	210	235	270	350	430	480	600	ps	
DQ and DM input pulse width	<sup>t</sup> DIPW	MIN	_	0.35	0.35	0.35	0.35	0.35	0.35	0.35	<sup>t</sup> CK	
											(avg)	
Write command to first DQS latch-	<sup>t</sup> DQSS	MIN	-	0.75	0.75	0.75	0.75	0.75	0.75	0.75	tCK	
ing transition											(avg)	
		MAX	_	1.25	1.25	1.25	1.25	1.25	1.25	1.25	<sup>t</sup> CK (avg)	
DQS input high-level width	<sup>t</sup> DQSH	MIN	<u> </u>	0.4	0.4	0.4	0.4	0.4	0.4	0.4	tCK	
DQ3 input riigii level widdii	DQSH	IVIIIV		0.4	0.4	0.4	0.4	0.4	0.4	0.4	(avg)	
DQS input low-level width	<sup>t</sup> DQSL	MIN	_	0.4	0.4	0.4	0.4	0.4	0.4	0.4	<sup>t</sup> CK	
											(avg)	
DQS falling edge to CK setup time	<sup>t</sup> DSS	MIN	_	0.2	0.2	0.2	0.2	0.2	0.2	0.2	<sup>t</sup> CK	
	4										(avg)	
DQS falling edge hold time from CK	<sup>t</sup> DSH	MIN	_	0.2	0.2	0.2	0.2	0.2	0.2	0.2	<sup>t</sup> CK (avg)	
Write postamble	tWPST	MIN	_	0.4	0.4	0.4	0.4	0.4	0.4	0.4	tCK	
write postarrible	VVF31	IVIIIN	_	0.4	0.4	0.4	0.4	0.4	0.4	0.4	(avg)	
Write preamble	tWPRE	MIN	_	0.35	0.35	0.35	0.35	0.35	0.35	0.35	tCK	
											(avg)	
CKE Input Parameters		'	<u>'</u>	'	'	'	'	'	'	'	'	'
CKE minimum pulse width (HIGH and LOW pulse width)	<sup>t</sup> CKE	MIN	3	3	3	3	3	3	3	3	<sup>t</sup> CK (avg)	
CKE input setup time	<sup>t</sup> ISCKE	MIN	_	0.25	0.25	0.25	0.25	0.25	0.25	0.25	tCK	9
											(avg)	
CKE input hold time	<sup>t</sup> IHCKE	MIN	-	0.25	0.25	0.25	0.25	0.25	0.25	0.25	<sup>t</sup> CK	10
											(avg)	



#### **Table 122: AC Timing (Continued)**

		Min/	<sup>t</sup> CK			Da	ta Rat	te				
Parameter	Symbol	Max	Min	1066	933	800	667	533	400	333	Unit	Notes
Command Address Input Param	eters <sup>3</sup>	'	•									•
Address and control input setup time	<sup>t</sup> IS	MIN	-	220	250	290	370	460	600	740	ps	11
Address and control input hold time	<sup>t</sup> IH	MIN	-	220	250	290	370	460	600	740	ps	11
Address and control input pulse width	<sup>t</sup> IPW	MIN	-	0.40	0.40	0.40	0.40	0.40	0.40	0.40	<sup>t</sup> CK (avg)	
Boot Parameters (10 MHz-55 MH	<b>1z)</b> <sup>12, 13, 14</sup>											
Clock cycle time	<sup>t</sup> CKb	MAX MIN	-	100 18	100 18	100 18	100 18	100 18	100 18	100 18	ns	
CKE input setup time	<sup>t</sup> ISCKEb	MIN	_	2.5	2.5	2.5	2.5	2.5	2.5	2.5	ns	
CKE input hold time	<sup>t</sup> IHCKEb	MIN	_	2.5	2.5	2.5	2.5	2.5	2.5	2.5	ns	
Address and control input setup time	<sup>t</sup> ISb	MIN	-	1150	1150	1150	1150	1150	1150	1150	ps	
Address and control input hold time	<sup>t</sup> lHb	MIN	-	1150	1150	1150	1150	1150	1150	1150	ps	
DQS output data access time from	<sup>t</sup> DQSCKb	MIN	_	2.0	2.0	2.0	2.0	2.0	2.0	2.0	ns	
CK/CK#		MAX	_	10.0	10.0	10.0	10.0	10.0	10.0	10.0		
Data strobe edge to output data edge	<sup>t</sup> DQSQb	MAX	-	1.2	1.2	1.2	1.2	1.2	1.2	1.2	ns	
Data hold skew factor	<sup>t</sup> QHSb	MAX	_	1.2	1.2	1.2	1.2	1.2	1.2	1.2	ns	
Mode Register Parameters												
MODE REGISTER WRITE command period	<sup>t</sup> MRW	MIN	3	3	3	3	3	3	3	3	<sup>t</sup> CK (avg)	
MODE REGISTER READ command period	<sup>t</sup> MRR	MIN	2	2	2	2	2	2	2	2	<sup>t</sup> CK (avg)	
Core Parameters <sup>15</sup>		'	'			<u>'</u>		<u> </u>				'
READ latency	RL	MIN	3	8	7	6	5	4	3	3	<sup>t</sup> CK (avg)	
WRITE latency	WL	MIN	1	4	4	3	2	2	1	1	<sup>t</sup> CK (avg)	
ACTIVATE-to-ACTIVATE command period	<sup>t</sup> RC	MIN	-		5 + <sup>t</sup> RPa 5 + <sup>t</sup> RPa				-		ns	17
CKE minimum pulse width during SELF REFRESH (low pulse width during SELF REFRESH)	<sup>t</sup> CKESR	MIN	3	15	15	15	15	15	15	15	ns	
SELF REFRESH exit to next valid command delay	<sup>t</sup> XSR	MIN	2			<sup>t</sup> RF	Cab +	10		•	ns	



#### **Table 122: AC Timing (Continued)**

Notes 1–2 apply to all parameters and conditions. AC timing parameters must satisfy the <sup>t</sup>CK minimum conditions (in multiples of <sup>t</sup>CK) as well as the timing specifications when values for both are indicated.

		Min/	<sup>t</sup> CK		Data Rate							
Parameter	Symbol	Max	Min	1066	933	800	667	533	400	333	Unit	Notes
Exit power-down to next valid command delay	<sup>t</sup> XP	MIN	2	7.5	7.5	7.5	7.5	7.5	7.5	7.5	ns	
CAS-to-CAS delay	<sup>t</sup> CCD	MIN	2	2	2	2	2	2	2	2	<sup>t</sup> CK (avg)	
Internal READ to PRECHARGE command delay	<sup>t</sup> RTP	MIN	2	7.5	7.5	7.5	7.5	7.5	7.5	7.5	ns	
RAS-to-CAS delay	<sup>t</sup> RCD	Fast TYP	3	15 18	15 18	15 18	15 18	15 18	15 18	15 18	ns	
Row precharge time (single bank)	<sup>t</sup> RPpb	Fast	3	15	15	15	15	15	15	15	ns	
Row precharge time (all banks)	<sup>t</sup> RPab	TYP Fast	3	18 15	18 15	18 15	18 15	18 15	18 15	18 15	ns	
Row precharge time (all banks)	4-bank <sup>t</sup> RPab	TYP Fast	3	18 18	18 18	18 18	18 18	18 18	18 18	18 18	ns	
	8-bank	TYP	3	21	21	21	21	21	21	21		
Row active time	<sup>t</sup> RAS	MIN	3	42 70	42 70	42 70	70	42 70	70	42 70	ns µs	
WRITE recovery time	tWR	MIN	3	15	15	15	15	15	15	15	ns	
Internal WRITE-to-READ command delay	tWTR	MIN	2	7.5	7.5	7.5	7.5	7.5	10	10	ns	
Active bank a to active bank b	<sup>t</sup> RRD	MIN	2	10	10	10	10	10	10	10	ns	
Four-bank activate window	<sup>t</sup> FAW	MIN	8	50	50	50	50	50	50	60	ns	
Minimum deep power-down time	<sup>t</sup> DPD	MIN	_	500	500	500	500	500	500	500	μs	
Temperature Derating <sup>16</sup>			•					•				
<sup>t</sup> DQSCK derating	<sup>t</sup> DQSCK (derated)	MAX	-	5620	6000	6000	6000	6000	6000	6000	ps	
Core timing temperature derating	<sup>t</sup> RCD (derated)	MIN	-			<sup>t</sup> RCI	D + 1.8	375			ns	
	<sup>t</sup> RC (derated)	MIN	-			<sup>t</sup> RC	C + 1.8	75			ns	
	<sup>t</sup> RAS (derated)	MIN	-			<sup>t</sup> RA	S + 1.8	375			ns	
	<sup>t</sup> RP (derated)	MIN	-			<sup>t</sup> RF	P + 1.8	75			ns	
	<sup>t</sup> RRD (derated)	MIN	-			<sup>t</sup> RR	D + 1.8	375			ns	


Notes: 1. Frequency values are for reference only. Clock cycle time (<sup>t</sup>CK) is used to determine device capabilities.



- 2. All AC timings assume an input slew rate of 1 V/ns.
- 3. READ, WRITE, and input setup and hold values are referenced to  $V_{\text{REF}}$ .
- 4. <sup>t</sup>DQSCKDS is the absolute value of the difference between any two <sup>t</sup>DQSCK measurements (in a byte lane) within a contiguous sequence of bursts in a 160ns rolling window. <sup>t</sup>DQSCKDS is not tested and is guaranteed by design. Temperature drift in the system is <10°C/s. Values do not include clock jitter.
- <sup>t</sup>DQSCKDM is the absolute value of the difference between any two <sup>t</sup>DQSCK measurements (in a byte lane) within a 1.6µs rolling window. <sup>t</sup>DQSCKDM is not tested and is guaranteed by design. Temperature drift in the system is <10°C/s. Values do not include clock jitter.</li>
- 6. <sup>t</sup>DQSCKDL is the absolute value of the difference between any two <sup>t</sup>DQSCK measurements (in a byte lane) within a 32ms rolling window. <sup>t</sup>DQSCKDL is not tested and is guaranteed by design. Temperature drift in the system is <10°C/s. Values do not include clock jitter.</p>

For LOW-to-HIGH and HIGH-to-LOW transitions, the timing reference is at the point when the signal crosses the transition threshold (V<sub>TT</sub>). <sup>†</sup>HZ and <sup>†</sup>LZ transitions occur in the same access time (with respect to clock) as valid data transitions. These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for <sup>†</sup>RPST, <sup>†</sup>HZ(DQS) and <sup>†</sup>HZ(DQ)), or begins driving (for <sup>†</sup>RPRE, <sup>†</sup>LZ(DQS), <sup>†</sup>LZ(DQ)). The figure below shows a method to calculate the point when the device is no longer driving <sup>†</sup>HZ(DQS) and <sup>†</sup>HZ(DQ) or begins driving <sup>†</sup>LZ(DQS) and <sup>†</sup>LZ(DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. The parameters <sup>†</sup>LZ(DQS), <sup>†</sup>LZ(DQ), <sup>†</sup>HZ(DQS), and <sup>†</sup>HZ(DQ) are defined as single-ended. The timing parameters <sup>†</sup>RPRE and <sup>†</sup>RPST are determined from the differential signal DQS/DQS#.

#### **Output Transition Timing**




- 7. Measured from the point when DQS/DQS# begins driving the signal, to the point when DQS/DQS# begins driving the first rising strobe edge.
- 8. Measured from the last falling strobe edge of DQS/DQS# to the point when DQS/DQS# finishes driving the signal.
- 9. CKE input setup time is measured from CKE reaching a HIGH/LOW voltage level to CK/CK# crossing.
- 10. CKE input hold time is measured from CK/CK# crossing to CKE reaching a HIGH/LOW voltage level.
- 11. Input setup/hold time for signal (CA[9:0], CS#).
- 12. To ensure device operation before the device is configured, a number of AC boot timing parameters are defined in this table. The letter b is appended to the boot parameter symbols (for example, <sup>t</sup>CK during boot is <sup>t</sup>CKb).



- 13. Mobile LPDDR2 devices set some mode register default values upon receiving a RESET (MRW) command, as specified in Mode Register Definition.
- 14. The output skew parameters are measured with default output impedance settings using the reference load.
- 15. The minimum <sup>t</sup>CK column applies only when <sup>t</sup>CK is greater than 6ns.
- 16. Timing derating applies for operation at 85°C to 105°C when the requirement to derate is indicated by mode register 4 op-code (see the MR4 Device Temperature (MA[7:0] = 04h) table).
- 17. DRAM devices should be evenly addressed when being accessed. Disproportionate accesses to a particular row address may result in reduction of the product lifetime.

**Figure 163: Command Input Setup and Hold Timing** 



Notes:

- 1. The setup and hold timing shown applies to all commands.
- 2. Setup and hold conditions also apply to the CKE pin. For timing diagrams related to the CKE pin, see Power-Down (page 191).

### CA and CS# Setup, Hold, and Derating

For all input signals (CA and CS#), the total required setup time ( ${}^{t}IS$ ) and hold time ( ${}^{t}IH$ ) is calculated by adding the data sheet  ${}^{t}IS$  (base) and  ${}^{t}IH$  (base) values to the  $\Delta {}^{t}IS$  and  $\Delta {}^{t}IH$  derating values, respectively. Example:  ${}^{t}IS$  (total setup time) =  ${}^{t}IS$ (base) +  $\Delta {}^{t}IS$ . (See the series of tables following this section.)

The typical setup slew rate ( ${}^{t}$ IS) for a rising signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{IH(AC)min}$ . The typical setup slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{IL(AC)max}$ . If the actual signal is consistently earlier than the typical slew rate line between the shaded  $V_{REF(DC)}$ -to-(AC) region, use the typical slew rate for the derating value (see the Typical Slew Rate and  ${}^{t}VAC - {}^{t}IS$  for CA and CS# Relative to Clock figure). If the actual signal is later than the typical slew rate line anywhere between the shaded  $V_{REF(DC)}$ -to-AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for the derating value (see the Tangent Line –  ${}^{t}IS$  for CA and CS# Relative to Clock figure).

The hold ( ${}^{t}IH$ ) typical slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{IL(DC)max}$  and the first crossing of  $V_{REF(DC)}$ . The hold ( ${}^{t}IH$ ) typical slew



rate for a falling signal is defined as the slew rate between the last crossing of  $V_{IH(DC)min}$  and the first crossing of  $V_{REF(DC)}$ . If the actual signal is consistently later than the typical slew rate line between the shaded DC-to- $V_{REF(DC)}$  region, use the typical slew rate for the derating value (see the Typical Slew Rate –  $^{t}IH$  for CA and CS# Relative to Clock figure). If the actual signal is earlier than the typical slew rate line anywhere between the shaded DC-to- $V_{REF(DC)}$  region, the slew rate of a tangent line to the actual signal from the DC level to  $V_{REF(DC)}$  level is used for the derating value (see the Tangent Line –  $^{t}IH$  for CA and CS# Relative to Clock figure).

For a valid transition, the input signal must remain above or below  $V_{IH}/V_{IL(AC)}$  for a specified time, <sup>t</sup>VAC (see the Required Time for Valid Transition – <sup>t</sup>VAC >  $V_{IH(AC)}$  and <  $V_{IL(AC)}$  table).

For slow slew rates the total setup time could be a negative value (that is, a valid input signal will not have reached  $V_{IH}/V_{IL(AC)}$  at the time of the rising clock transition). A valid input signal is still required to complete the transition and reach  $V_{IH}/V_{IL(AC)}$ .

For slew rates between the values listed in the AC220 table, the derating values are obtained using linear interpolation. Slew rate values are not typically subject to production testing. They are verified by design and characterization.

Table 123: CA and CS# Setup and Hold Base Values (>400 MHz, 1 V/ns Slew Rate)

			Data	Rate			
Parameter	1066	933	800	667	533	466	Reference
<sup>t</sup> IS (base)	0	30	70	150	240	300	$V_{IH}/V_{IL(AC)} = V_{REF(DC)} \pm 220 \text{mV}$
<sup>t</sup> IH (base)	90	120	160	240	330	390	$V_{IH}/V_{IL(DC)} = V_{REF(DC)} \pm 130 \text{mV}$

Note: 1. AC/DC referenced for 1 V/ns CA and CS# slew rate, and 2 V/ns differential CK/CK# slew rate.

Table 124: CA and CS# Setup and Hold Base Values (<400 MHz, 1 V/ns Slew Rate)

		Data	Rate		
Parameter	400	333	255	200	Reference
<sup>t</sup> IS (base)	300	440	600	850	$V_{IH}/V_{IL(AC)} = V_{REF(DC)} \pm 300 \text{mV}$
<sup>t</sup> IH (base)	400	540	700	950	$V_{IH}/V_{IL(DC)} = V_{REF(DC)} \pm 200 \text{mV}$

Note: 1. AC/DC referenced for 1 V/ns CA and CS# slew rate, and 2 V/ns differential CK/CK# slew rate.



#### Table 125: Derating Values for AC/DC-Based <sup>t</sup>IS/<sup>t</sup>IH (AC220)

 $\Delta^t IS$ ,  $\Delta^t IH$  derating in ps

							CK,	CK# D	iffere	ntial	Slew I	Rate					
		4.0	V/ns	3.0 V/ns 2.0 V/ns		1.8 V/ns   1.6 V		V/ns	1.4	V/ns 1.		V/ns	1.0	V/ns			
		Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	$\Delta^{t}IH$	Δ <sup>t</sup> IS	$\Delta^{t}IH$	Δ <sup>t</sup> IS	$\Delta^{t}IH$	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH
CA, CS# slew	2.0	110	65	110	65	110	65										
rate V/ns	1.5	74	43	73	43	73	43	89	59								
	1.0	0	0	0	0	0	0	16	16	32	32						
	0.9			-3	-5	-3	-5	13	11	29	27	45	43				
	8.0					-8	-13	8	3	24	19	40	35	56	55		
	0.7							2	-6	18	10	34	26	50	46	66	78
	0.6									10	-3	26	13	42	33	58	65
	0.5											4	-4	20	16	36	48
	0.4													-7	2	17	34

Note: 1. Shaded cells are not supported.

#### Table 126: Derating Values for AC/DC-Based <sup>t</sup>IS/<sup>t</sup>IH (AC300)

 $\Delta^{t}IS$ ,  $\Delta^{t}IH$  derating in ps

2 15, 2 111 derutil	<u> </u>						CK	CK# D	iffere	ntial	Slow I	Pato					
							CIC,	CK# D	illere	iitiai .	JIEW I	vate					
		4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns
		Δ <sup>t</sup> IS	Δ <sup>t</sup> IH														
CA, CS# slew	2.0	150	100	150	100	150	100										
rate V/ns	1.5	100	67	100	67	100	67	116	83								
	1.0	0	0	0	0	0	0	16	16	32	32						
	0.9			-4	-8	-4	-8	12	8	28	24	44	40				
	8.0					-12	-20	4	-4	20	12	36	28	52	48		
	0.7							-3	-18	13	-2	29	14	45	34	61	66
	0.6									2	-21	18	-5	34	15	50	47
	0.5											-12	-32	4	-12	20	20
	0.4													-35	-40	-11	-8

Note: 1. Shaded cells are not supported.

Table 127: Required Time for Valid Transition –  $^{t}VAC > V_{IH(AC)}$  and  $< V_{IL(AC)}$ 

Slew Rate	tVAC at 30	00mV (ps)	<sup>t</sup> VAC at 220mV (ps)				
(V/ns)	Min	Max	Min	Max			
>2.0	75	_	175	_			
2.0	57	_	170	_			
1.5	50	_	167	_			
1.0	38	_	163	_			



Table 127: Required Time for Valid Transition –  $^{\rm t}VAC > V_{\rm IH(AC)}$  and  $< V_{\rm IL(AC)}$  (Continued)

Slew Rate	tVAC at 3	00mV (ps)	tVAC at 220mV (ps)				
(V/ns)	Min	Max	Min	Max			
0.9	34	_	162	-			
0.8	29	_	161	-			
0.7	22	_	159	-			
0.6	13	_	155	-			
0.5	0	_	150	-			
<0.5	0	-	150	_			

Figure 164: Typical Slew Rate and <sup>t</sup>VAC – <sup>t</sup>IS for CA and CS# Relative to Clock








Figure 165: Typical Slew Rate – <sup>t</sup>IH for CA and CS# Relative to Clock



Downloaded from Arrow.com.




Figure 166: Tangent Line – tIS for CA and CS# Relative to Clock



Downloaded from Arrow.com.



Figure 167: Tangent Line – <sup>t</sup>IH for CA and CS# Relative to Clock





### **Data Setup, Hold, and Slew Rate Derating**

For all input signals (DQ, DM) calculate the total required setup time ( ${}^tDS$ ) and hold time ( ${}^tDH$ ) by adding the data sheet  ${}^tDS$ (base) and  ${}^tDH$ (base) values (see the following table) to the  $\Delta^tDS$  and  $\Delta^tDH$  derating values, respectively (see the following derating tables). Example:  ${}^tDS = {}^tDS$ (base) +  $\Delta^tDS$ .

The typical  ${}^t\!DS$  slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{IH(AC)min}$ . The typical  ${}^t\!DS$  slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{IL(AC)max}$  (see the Typical Slew Rate and  ${}^t\!VAC - {}^t\!DS$  for DQ Relative to Strobe figure).

If the actual signal is consistently earlier than the typical slew rate line in the figure, "Typical Slew Rate and  ${}^t\!VAC - {}^t\!IS$  for CA and CS# Relative to Clock (CA and CS# Setup, Hold, and Derating), the area shaded gray between the  $V_{REF(DC)}$  region and the AC region, use the typical slew rate for the derating value. If the actual signal is later than the typical slew rate line anywhere between the shaded  $V_{REF(DC)}$  region and the AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for the derating value (see figure "Tangent Line –  ${}^t\!IS$  for CA and CS# Relative to Clock" in CA and CS# Setup, Hold, and Derating).

Thte typical  ${}^tDH$  slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{IL(DC)max}$  and the first crossing of  $V_{REF(DC)}$ . The typical  ${}^tDH$  slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{IH(DC)min}$  and the first crossing of  $V_{REF(DC)}$  (see the Typical Slew Rate – DH for DQ Relative to Strobe figure).

If the actual signal is consistently later than the typical slew rate line between the shaded DC-level-to- $V_{REF(DC)}$  region, use the typical slew rate for the derating value. If the actual signal is earlier than the typical slew rate line anywhere between shaded DC-to- $V_{REF(DC)}$  region, the slew rate of a tangent line to the actual signal from the DC level to the  $V_{REF(DC)}$  level is used for the derating value (see the Tangent Line –  $^tDH$  for DQ with Respect to Strobe figure).

For a valid transition, the input signal must remain above or below  $V_{IH}/V_{IL(AC)}$  for the specified time,  ${}^tV\!AC$  (see the Required Time for Valid Transition –  ${}^tV\!AC$  >  $V_{IH(AC)}$  or <  $V_{IL(AC)}$  table).

The total setup time for slow slew rates could be negative (that is, a valid input signal may not have reached  $V_{IH}/V_{IL(AC)}$  at the time of the rising clock transition). A valid input signal is still required to complete the transition and reach  $V_{IH}/V_{IL(AC)}$ .

For slew rates between the values listed in the following tables, the derating values can be obtained using linear interpolation. Slew rate values are not typically subject to production testing. They are verified by design and characterization.

Table 128: Data Setup and Hold Base Values (>400 MHz, 1 V/ns Slew Rate)

Parameter	1066	933	800	Reference			
<sup>t</sup> DS (base)	-10	15	50	130	210	230	$V_{IH}/V_{IL(AC)} = V_{REF(DC)} \pm 220 \text{mV}$



Table 128: Data Setup and Hold Base Values (>400 MHz, 1 V/ns Slew Rate) (Continued)

Parameter	1066	933	800	Reference	
<sup>t</sup> DH (base)	80	105	140	320	$V_{IH}/V_{IL(DC)} = V_{REF(DC)} \pm 130 \text{mV}$

Note: 1. AC/DC referenced for 1 V/ns DQ, DM slew rate, and 2 V/ns differential DQS/DQS# slew rate.

Table 129: Data Setup and Hold Base Values (<400 MHz, 1 V/ns Slew Rate)

		Data			
Parameter	400	333	255	200	Reference
<sup>t</sup> DS (base)	180	300	450	700	$V_{IH}/V_{IL(AC)} = V_{REF(DC)} \pm 300 \text{mV}$
<sup>t</sup> DH (base)	280	400	550	800	$V_{IH}/V_{IL(DC)} = V_{REF(DC)} \pm 200 \text{mV}$

Note: 1. AC/DC referenced for 1 V/ns DQ, DM slew rate, and 2 V/ns differential DQS/DQS# slew rate.

#### Table 130: Derating Values for AC/DC-Based <sup>t</sup>DS/<sup>t</sup>DH (AC220)

 $\Delta^t DS$ ,  $\Delta^t DH$  derating in ps

	Do, A Dri deruting in po																
			DQS, DQS# Differential Slew Rate														
		4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
		$\Delta^{t}$ DS	$\Delta^{t}DH$	$\Delta^{t}$ DS	$\Delta^t DH$	$\Delta^{t}$ DS	$\Delta^{t}DH$										
DQ, DM	2.0	110	65	110	65	110	65										
slew	1.5	74	43	73	43	73	43	89	59								
rate V/ns	1.0	0	0	0	0	0	0	16	16	32	32						
77113	0.9			-3	-5	-3	-5	13	11	29	27	45	43				
	0.8					-8	-13	8	3	24	19	40	35	56	55		
	0.7							2	-6	18	10	34	26	50	46	66	78
	0.6									10	-3	26	13	42	33	58	65
	0.5											4	-4	20	16	36	48
	0.4													-7	2	17	34

Note: 1. Shaded cells are not supported.



#### Table 131: Derating Values for AC/DC-Based <sup>t</sup>DS/<sup>t</sup>DH (AC300)

 $\Delta^t$ DS,  $\Delta^t$ DH derating in ps

		DQS, DQS# Differential Slew Rate															
		4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
		$\Delta^{t}$ DS	$\Delta^t$ DH	$\Delta^{t}$ DS	$\Delta^{t}DH$	$\Delta^t$ DS	$\Delta^{t}DH$	$\Delta^{t}$ DS	$\Delta^t DH$	$\Delta^t$ DS	$\Delta^t$ DH	$\Delta^{t}$ DS	$\Delta^t DH$	$\Delta^{t}$ DS	$\Delta^t DH$	$\Delta^{t}$ DS	$\Delta^{t}DH$
DQ, DM	2.0	150	100	150	100	150	100										
slew	1.5	100	67	100	67	100	67	116	83								
rate V/ns	1.0	0	0	0	0	0	0	16	16	32	32						
	0.9			-4	-8	-4	-8	12	8	28	24	44	40				
	0.8					-12	-20	4	-4	20	12	36	28	52	48		
	0.7							-3	-18	13	-2	29	14	45	34	61	66
	0.6									2	-21	18	-5	34	15	50	47
	0.5											-12	-32	4	-12	20	20
	0.4												4	-35	-40	-11	-8

Note: 1. Shaded cells are not supported.

Table 132: Required Time for Valid Transition –  $^{t}VAC > V_{IH(AC)}$  or  $< V_{IL(AC)}$ 

	tVAC at 30	00mV (ps)	<sup>t</sup> VAC at 220mV (ps)				
Slew Rate (V/ns)	Min	Max	Min	Max			
>2.0	75	_	175	_			
2.0	57	_	170	_			
1.5	50	_	167	_			
1.0	38	_	163	_			
0.9	34	_	162	_			
0.8	29	_	161	_			
0.7	22	_	159	_			
0.6	13	_	155	_			
0.5	0	_	150	_			
<0.5	0	_	150	_			



Figure 168: Typical Slew Rate and <sup>t</sup>VAC - <sup>t</sup>DS for DQ Relative to Strobe






Figure 169: Typical Slew Rate - <sup>t</sup>DH for DQ Relative to Strobe






Figure 170: Tangent Line – <sup>t</sup>DS for DQ with Respect to Strobe







Figure 171: Tangent Line – <sup>t</sup>DH for DQ with Respect to Strobe



Downloaded from Arrow.com.



#### 4Gb: x8 NAND with 2Gb: 2 x16 LPDDR2 MCP Revision History

### **Revision History**

Rev. E - 06/16

• Updated legal status to Production

Rev. D - 05/16

- Added industrial temperature range part number
- Added Key Timing parameters table and Configuration Addressing table to Features
- Corrected Ball Assignments table in Ball Assignments and Descriptions section (added ZQ1 to ball F3)
- Corrected Device Diagrams (added ZQ1)

Rev. C - 01/16

• Added part number table to Features

Rev. B - 02/15

• Updated x16 NAND to x8 NAND

**Rev. A - 01/15** 

· Initial release

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-4000 www.micron.com/products/support Sales inquiries: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.