



M.S.KENNEDY CORP.

# 20 AMP, 100 VOLT MOSFET SMART HIGH TEMP 3-PHASE MOTOR DRIVE HYBRID


4323

4707 Dey Road Liverpool, N.Y. 13088



(315) 701-6751

**FEATURES:**

- Designed for High Temp Applications
- 100V, 20 Amp Capability
- Low Thermal Resistance - Junction to Case -  $3.0^{\circ}\text{C/W}$  (Each MOSFET)
- Self-Contained, Smart Lowside/Highside Drive Circuitry
- Under-Voltage Lockout, Internal  $2\mu\text{S}$  Deadtime
- Capable of Switching Frequencies to 25KHz
- Isolated Case Allows Direct Heat Sinking
- Case Bolt-down Design Allows Superior Heat Dissipation
- Contact MSK for MIL-PRF-38534 Qualification Status

**DESCRIPTION:**

The MSK 4323 is a 20 Amp, High Temp Smart 3 Phase Bridge with a 100 volt rating on the output switches. The output switches are power MOSFETs with intrinsic fast-recovery diodes for the free-wheeling currents of motor drives. This high temp smart power motor drive module is compatible with 5V CMOS or TTL logic levels. The internal circuitry prevents simultaneous turn-on of the in-line half bridge transistors with a built-in  $2\mu\text{S}$  deadtime to prevent shoot-through. Undervoltage lockout shuts down the bridge when the supply voltage gets to a point of incomplete turn-on of the output switches. The internal high-side boot strap power supply derived from the +15 volt supply completely eliminates the need for 3 floating independent power supplies for the high-side drive. The circuit has been tested to temperatures above  $175^{\circ}\text{C}$  and uses special high temperature construction processes.

**EQUIVALENT SCHEMATIC****TYPICAL APPLICATIONS**

3 PHASE SIX STEP DC BRUSHLESS MOTOR DRIVE  
OR 3 PHASE SINUSOIDAL INDUCTION MOTOR DRIVE

**PIN-OUT INFORMATION**

1 VCC	20 VBA
2 A0HIN	19 A0
3 B0HIN	18 V+
4 C0HIN	17 VBB
5 A0LIN	16 N/C
6 FAULT	15 B0
7 C0LIN	14 VBC
8 B0LIN	13 N/C
9 VSS	12 C0
10 ITRIP	11 ISENSE

## ABSOLUTE MAXIMUM RATINGS ⑥

V+	High Voltage Supply ⑩	100V
VCC	Logic Supply	18V
I <sub>OUT</sub>	Output Current	20A
θ <sub>JC</sub>	Thermal Resistance (Output Switches) (Junction to Case @ 125°C)	3.0°C/W

T <sub>sT</sub>	Storage Temperature Range ⑦	-65° to +200°C
T <sub>LD</sub>	Lead Temperature Range (10 Seconds)	300°C
TC	Case Operating Temperature ⑦ MSK 4323	-40°C to +175°C
	MSK 4323H	-55°C to +175°C
T <sub>J</sub>	Junction Temperature ⑦	200°C



## ELECTRICAL SPECIFICATIONS

Parameters	Test Conditions ⑧	GROUP A SUBGROUP ⑤	MSK 4323H ③			MSK 4323 ②			UNITS
			Min.	Typ.	Max.	Min.	Typ.	Max.	
OUTPUT CHARACTERISTICS									
VDS(ON) (Each Transistor)	ID = 20A	1	-	1.4	1.75	-	1.4	1.75	V
		2	-	2.3	4.0	-	-	-	V
		3	-	0.7	1.75	-	-	-	V
Instantaneous Forward Voltage (Intrinsic Diode)	IS = 20A	1	-	1.3	1.75	-	1.3	1.75	V
		2	-	0.9	1.75	-	-	-	V
		3	-	1.5	1.75	-	-	-	V
Reverse Recovery Time ①		-	-	-	330	-	-	330	nS
Leakage Current ⑨	V+ = 100V	1	-	3	250	-	3	250	μA
	V+ = 80V	2	-	500	1000	-	-	-	μA
	V+ = 100V	3	-	-	250	-	-	-	μA
BIAS SUPPLY CHARACTERISTICS									
Quiescent Bias Current	VCC = 15V (non-switching)	1	-	3	6	-	3	6	mA
		2	-	4.5	10	-	-	-	mA
		3	-	3	10	-	-	-	mA
INPUT SIGNAL CHARACTERISTICS									
Positive Trigger Threshold Voltage	VCC = 15V	-	2.2	-	-	2.2	-	-	V
Negative Trigger Threshold Voltage	VCC = 15V	-	-	-	0.8	-	-	0.8	V
I. Trip Threshold Voltage	VCC = 15V	1	360	500	600	360	500	600	mV
SWITCHING CHARACTERISTICS ①									
Upper Drive: V+ = 50V, VCC = 15V, ID = 20A									
Turn-On Propagation Delay		-	-	0.98	-	-	0.98	-	μS
Turn-Off Propagation Delay		-	-	2.4	-	-	2.4	-	μS
Turn-On		-	-	330	-	-	330	-	nS
Turn-Off		-	-	440	-	-	440	-	nS
Lower Drive: V+ = 50V, VCC = 15V, ID = 20A									
Turn-On Propagation Delay		-	-	0.9	-	-	0.9	-	μS
Turn-Off Propagation Delay		-	-	2.0	-	-	2.0	-	μS
Turn-On		-	-	140	-	-	140	-	nS
Turn-Off		-	-	215	-	-	215	-	nS
Dead Time ①		-	-	2	-	-	2	-	μS
Minimum Pulse Width ①		-	300	-	-	300	-	-	nS

### NOTES:

- ① Guaranteed by design but not tested. Typical parameters are representative of actual device performance but are for reference only.
- ② Industrial grade suffix devices shall be tested to subgroups 1 and 4 unless otherwise specified.
- ③ Military grade devices ("H" suffix) shall be 100% tested to subgroups 1, 2, 3 and 4.
- ④ Subgroups 5 and 6 testing available upon request.
- ⑤ Subgroup 1, 4 TA = TC = +25°C  
2, 5 TA = TC = +175°C  
3, 6 TA = TC = -55°C
- ⑥ Continuous operation at or above absolute maximum ratings may adversely effect the device performance and/or life cycle.
- ⑦ The MSK 4323 is capable of operating at junction temperatures up to 200°C but reliability data is not yet established beyond 175°C.
- ⑧ External bootstrap capacitors are 22μF.
- ⑨ Leakage current for low side switches is tested with high side turned on.
- ⑩ When applying power to the device, apply the low voltage followed by the high voltage or alternatively, apply both at the same time. Do not apply high voltage without low voltage present.

## TYPICAL PERFORMANCE CURVES



## APPLICATION NOTES

### MSK 4323 PIN DESCRIPTION

**VCC** - Is the low voltage supply for all the internal logic and drivers. A 0.1  $\mu\text{F}$  ceramic capacitor in parallel with a 10 $\mu\text{F}$  tantalum capacitor is recommended bypassing for the VCC-VSS pins.

**VSS** - Is the low voltage supply return pin and the input logic return reference. All logic input and logic output is referenced to this pin. This pin can vary  $\pm 5\text{V}$  from the **ISENSE** power return pin without affecting any of the logic functions.

**AØHIN, BØHIN, CØHIN** - Are low active logic inputs for signalling the corresponding phase high-side switch to turn on. The input levels are 5V **CMOS** or **TTL** compatible.

**AØLIN, BØLIN, CØLIN** - Are low active inputs for signalling the corresponding phase low-side switch to turn on. The input levels are 5V **CMOS** or **TTL** compatible.

**FAULT** - Is an open drain logic output pin that gets enabled any time the **VCC** level goes below the cutoff point, or an overcurrent condition occurs. Bringing **VCC** back to normal levels will reset **FAULT**. Removing the overcurrent condition and allowing the low-side logic inputs to remain high(off) for 10 $\mu\text{S}$  will restore operation.

**ITRIP** - Is an analog input pin for sensing current flowing from the **ISENSE** pin through a sense resistor to the high power ground. A 0.5 volt level at this pin with respect to **VSS** will signal an overcurrent condition, enable the **FAULT** pin and shut down all output switching. Bringing the voltage below this point (100 mV hysteresis) will remove the **FAULT** output and leaving the low-side logic inputs simultaneously high (de-activated) for 10 $\mu\text{S}$  will restore normal operation.

**V+** - Is the high voltage positive rail for the bridge. Proper bypassing to **VSS** with sufficient capacitance to suppress any voltage transients and to ensure removing any drooping during switching, should be done as close to the pins on the hybrid as possible.

**ISENSE** - Is the return side of the bridge. A sense resistor can be connected between this point and **VSS**, which is the high voltage negative rail. **ISENSE** can float above and below the **VSS** pin up to 5 volts and proper operation will be maintained. Precautions should be taken so as to not allow this voltage to get over  $\pm 5$  volts under any conditions.


**AØ, BØ, CØ** - Are the pins connecting the 3 phase bridge switch outputs.

**VBAØ, VBBØ, VBCØ** - Are connections to each bootstrap supply. Connect a 22 $\mu\text{F}$  capacitor from these pins to the corresponding bridge output.

## PROTECTION

- All logic inputs use a 300nS filter. A pulse width below this will get ignored.
- **VCC** voltage below the cutoff level of 8.65 volts will reset all switch outputs off and ignore subsequent logic inputs until **VCC** is restored.
- Undervoltage lockout of the internal drivers for the high-side switches also occurs at 8.65 volts, but will not flag with the **FAULT** output. This may occur if the high-side output gets switched without switching the low-side. The internal boot strap power supply for the high-side switch will sag too low for adequate switching. The boot strap supply depends on PWMing of the low-side switches for proper operation.
- Switching a low-side logic input while the corresponding phase high-side logic input is activated will turn off both switches. The opposite condition is also true. This is cross-conduction lockout and will occur any time low and high-side inputs for a phase are activated at the same time.
- A 2 $\mu\text{S}$  deadtime is automatically inserted between high and low-side output switching to allow complete turn-off of each switch so no overlap will occur.
- An overcurrent condition detected by the **ITRIP** pin will shut down all output switches until the overcurrent condition is removed and all three low-side logic inputs are held high for 10 $\mu\text{S}$ , then normal operation will resume.
- **ITRIP** has a 100nS leading edge blanking time after switching to ignore any switching current transients.

## TYPICAL OPERATION



EXAMPLE:

FOR 20 AMP LIMIT:

R-SENSE = 0.050 OHMS


R-SENSE VOLT = 1 VOLT

R1 = 51.5 OHMS

R2 = 48.5 OHMS

FIGURE 1. GROUNDING, BYPASSING, CURRENT SENSE

## TYPICAL SYSTEM OPERATION



**FIGURE 2**

The MSK 4323 is designed to be used with a high voltage bus, +15 volt low power bus and +5 volt logic signals. Proper derating should be applied when designing the MSK 4323 into a system. High frequency layout techniques with ground planes on a printed circuit board is the only method that should be used for circuit construction. This will prevent pulse jitter caused by excessive noise pickup on the current sense signal or the error amp signal.


Ground planes for the low power circuitry and high power circuitry should be kept separate. The connection between the bottom of the current sense resistor, VSS pin and the high power ground are connected at this point. This is a critical path and high currents should not be flowing between the current sense and VSS. Inductance in this path should be kept to a minimum. An RC filter (shown in 2 places) will filter out the current spikes and keep the detected noise for those circuits down to a minimum.

In the system shown, two types of current limit are implemented. The first limit is a PWM pulse by pulse limit controlled by the motor controller. A second absolute maximum limit is set up for the MSK 4323 which will completely shut off the bridge in the event that current limit is exceeded.

When controlling the motor speed by the PWM method, it is required that the low side switches be PWM pulsed due to the bootstrap power supplies used to power the high side switch drives. The higher the PWM speed the higher the current load on the drive supply. PWM of the low side will prevent sagging of the high side bootstrap supplies.

The logic signals coming from the typical motor controller IC are set up for driving N channel low side and P channel high side switches directly and are usually 15 volt levels. Provision should be made for getting 5 volt logic signals to the MSK 4323 of the correct assertion levels. Typically, the low side signals out of the controller are high active and the high side are low active. Inverters are shown in the system schematic for the low side controller output.

## MECHANICAL SPECIFICATIONS



All dimensions are  $\pm 0.01$  inches unless otherwise specified.

ESD Triangle Indicates Pin 1

## ORDERING INFORMATION

MSK4323 H U

**LEAD CONFIGURATIONS**

S = STRAIGHT; U = BENT UP; D = BENT DOWN

**SCREENING**

BLANK = INDUSTRIAL; H = MIL-PRF-38534 CLASS H

**GENERAL PART NUMBER**

M.S. Kennedy Corp.

4707 Dey Road, Liverpool, New York 13088

Phone (315) 701-6751

FAX (315) 701-6752

www.mskennedy.com

The information contained herein is believed to be accurate at the time of printing. MSK reserves the right to make changes to its products or specifications without notice, however and assumes no liability for the use of its products.

Please visit our website for the most recent revision of this datasheet.

Contact MSK for MIL-PRF-38534 qualification status.