

## The RF MOSFET Line


# RF Power Field Effect Transistors N-Channel Enhancement-Mode Lateral MOSFETs

Designed for PCN and PCS base station applications with frequencies from 1.9 to 2.0 GHz. Suitable for TDMA, CDMA and multicarrier amplifier applications.


- Typical CDMA Performance @ 1960 MHz, 26 Volts,  $I_{DQ} = 550$  mA  
Multi-carrier CDMA Pilot, Sync, Paging, Traffic Codes 8 Through 13  
Output Power — 9.5 Watts Avg.  
Power Gain — 14.9 dB  
Efficiency — 23.5%  
Adjacent Channel Power —  
885 kHz: -50 dBc @ 30 kHz BW  
IM3 — -37 dBc
- 100% Tested Under 2-Carrier N-CDMA
- Internally Matched, Controlled Q, for Ease of Use
- High Gain, High Efficiency and High Linearity
- Integrated ESD Protection
- Designed for Maximum Gain and Insertion Phase Flatness
- Capable of Handling 5:1 VSWR, @ 26 Vdc, 1.93 GHz, 45 Watts CW Output Power
- Excellent Thermal Stability
- Characterized with Series Equivalent Large-Signal Impedance Parameters
- In Tape and Reel. R3 Suffix = 250 Units per 32 mm, 13 Inch Reel.

**MRF19045R3**  
**MRF19045SR3**

**1990 MHz, 45 W, 26 V**  
**LATERAL N-CHANNEL**  
**RF POWER MOSFETs**



**CASE 465E-03, STYLE 1**  
**NI-400**  
**MRF19045R3**



**CASE 465F-03, STYLE 1**  
**NI-400S**  
**MRF19045SR3**

## MAXIMUM RATINGS

| Rating                                                                                 | Symbol    | Value       | Unit                         |
|----------------------------------------------------------------------------------------|-----------|-------------|------------------------------|
| Drain-Source Voltage                                                                   | $V_{DSS}$ | 65          | Vdc                          |
| Gate-Source Voltage                                                                    | $V_{GS}$  | -0.5, +15   | Vdc                          |
| Total Device Dissipation @ $T_C = 25^\circ\text{C}$<br>Derate above $25^\circ\text{C}$ | $P_D$     | 105<br>0.60 | Watts<br>W/ $^\circ\text{C}$ |
| Storage Temperature Range                                                              | $T_{stg}$ | -65 to +200 | $^\circ\text{C}$             |
| Operating Junction Temperature                                                         | $T_J$     | 200         | $^\circ\text{C}$             |

## ESD PROTECTION CHARACTERISTICS

| Test Conditions  | Class        |
|------------------|--------------|
| Human Body Model | 2 (Minimum)  |
| Machine Model    | M3 (Minimum) |

## THERMAL CHARACTERISTICS


| Characteristic                       | Symbol          | Max  | Unit               |
|--------------------------------------|-----------------|------|--------------------|
| Thermal Resistance, Junction to Case | $R_{\theta JC}$ | 1.65 | $^\circ\text{C/W}$ |

NOTE – **CAUTION** – MOS devices are susceptible to damage from electrostatic charge. Reasonable precautions in handling and packaging MOS devices should be observed.

**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

| Characteristic                                                                                                                                                                                                                                                                                                                                                                                                            | Symbol        | Min                                                  | Typ  | Max  | Unit            |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------|------------------------------------------------------|------|------|-----------------|
| <b>OFF CHARACTERISTICS</b>                                                                                                                                                                                                                                                                                                                                                                                                |               |                                                      |      |      |                 |
| Drain–Source Breakdown Voltage<br>( $V_{GS} = 0\text{ Vdc}$ , $I_D = 100\text{ }\mu\text{Adc}$ )                                                                                                                                                                                                                                                                                                                          | $V_{(BR)DSS}$ | 65                                                   | —    | —    | Vdc             |
| Zero Gate Voltage Drain Current<br>( $V_{DS} = 26\text{ Vdc}$ , $V_{GS} = 0\text{ Vdc}$ )                                                                                                                                                                                                                                                                                                                                 | $I_{DSS}$     | —                                                    | —    | 10   | $\mu\text{Adc}$ |
| Gate–Source Leakage Current<br>( $V_{GS} = 5\text{ Vdc}$ , $V_{DS} = 0\text{ Vdc}$ )                                                                                                                                                                                                                                                                                                                                      | $I_{GSS}$     | —                                                    | —    | 1    | $\mu\text{Adc}$ |
| <b>ON CHARACTERISTICS (DC)</b>                                                                                                                                                                                                                                                                                                                                                                                            |               |                                                      |      |      |                 |
| Gate Threshold Voltage<br>( $V_{DS} = 10\text{ Vdc}$ , $I_D = 100\text{ }\mu\text{Adc}$ )                                                                                                                                                                                                                                                                                                                                 | $V_{GS(th)}$  | 2                                                    | —    | 4    | Vdc             |
| Gate Quiescent Voltage<br>( $V_{DS} = 26\text{ Vdc}$ , $I_D = 550\text{ mAdc}$ )                                                                                                                                                                                                                                                                                                                                          | $V_{GS(Q)}$   | 3                                                    | 3.8  | 5    | Vdc             |
| Drain–Source On–Voltage<br>( $V_{GS} = 10\text{ Vdc}$ , $I_D = 1\text{ Adc}$ )                                                                                                                                                                                                                                                                                                                                            | $V_{DS(on)}$  | —                                                    | 0.19 | 0.21 | Vdc             |
| Forward Transconductance<br>( $V_{DS} = 10\text{ Vdc}$ , $I_D = 2\text{ Adc}$ )                                                                                                                                                                                                                                                                                                                                           | $g_{fs}$      | —                                                    | 4.2  | —    | S               |
| <b>DYNAMIC CHARACTERISTICS</b>                                                                                                                                                                                                                                                                                                                                                                                            |               |                                                      |      |      |                 |
| Reverse Transfer Capacitance (1)<br>( $V_{DS} = 26\text{ Vdc}$ , $V_{GS} = 0$ , $f = 1.0\text{ MHz}$ )                                                                                                                                                                                                                                                                                                                    | $C_{rss}$     | —                                                    | 1.8  | —    | pF              |
| <b>FUNCTIONAL TESTS</b> (In Motorola Test Fixture, 50 ohm system) 2–carrier N–CDMA, 1.2288 MHz Channel Bandwidth, IM3 measured in 1.2288 MHz Integrated Bandwidth. ACPR measured in 30 kHz Integrated Bandwidth.                                                                                                                                                                                                          |               |                                                      |      |      |                 |
| Common–Source Amplifier Power Gain<br>( $V_{DD} = 26\text{ Vdc}$ , $P_{out} = 9.5\text{ W Avg}$ , 2–Carrier N–CDMA, $I_{DQ} = 550\text{ mA}$ , $f_1 = 1930\text{ MHz}$ , $f_2 = 1932.5\text{ MHz}$ and $f_1 = 1987.5\text{ MHz}$ , $f_2 = 1990\text{ MHz}$ )                                                                                                                                                              | $G_{ps}$      | 13                                                   | 14.5 | —    | dB              |
| Drain Efficiency<br>( $V_{DD} = 26\text{ Vdc}$ , $P_{out} = 9.5\text{ W Avg}$ , 2–Carrier N–CDMA, $I_{DQ} = 550\text{ mA}$ , $f_1 = 1930\text{ MHz}$ , $f_2 = 1932.5\text{ MHz}$ and $f_1 = 1987.5\text{ MHz}$ , $f_2 = 1990\text{ MHz}$ )                                                                                                                                                                                | $\eta$        | 21                                                   | 23.5 | —    | %               |
| 3rd Order Intermodulation Distortion<br>( $V_{DD} = 26\text{ Vdc}$ , $P_{out} = 9.5\text{ W Avg}$ , 2–Carrier N–CDMA, $I_{DQ} = 550\text{ mA}$ , $f_1 = 1930\text{ MHz}$ , $f_2 = 1932.5\text{ MHz}$ and $f_1 = 1987.5\text{ MHz}$ , $f_2 = 1990\text{ MHz}$ ; IM3 Measured in a 1.2288 MHz Integrated Bandwidth Centered at $f_1 - 2.5\text{ MHz}$ and $f_2 + 2.5\text{ MHz}$ , Referenced to the Carrier Channel Power) | IM3           | —                                                    | –37  | –35  | dBc             |
| Adjacent Channel Power Ratio<br>( $V_{DD} = 26\text{ Vdc}$ , $P_{out} = 9.5\text{ W Avg}$ , 2–carrier N–CDMA, $I_{DQ} = 550\text{ mA}$ , $f_1 = 1930\text{ MHz}$ , $f_2 = 1932.5\text{ MHz}$ and $f_1 = 1987.5\text{ MHz}$ , $f_2 = 1990\text{ MHz}$ ; ACPR measured in a 30 kHz Integrated Bandwidth Centered at $f_1 - 885\text{ kHz}$ and $f_2 + 885\text{ kHz}$ )                                                     | ACPR          | —                                                    | –51  | –45  | dBc             |
| Input Return Loss<br>( $V_{DD} = 26\text{ Vdc}$ , $P_{out} = 9.5\text{ W Avg}$ , 2–Carrier N–CDMA, $I_{DQ} = 550\text{ mA}$ , $f_1 = 1930\text{ MHz}$ , $f_2 = 1932.5\text{ MHz}$ and $f_1 = 1987.5\text{ MHz}$ , $f_2 = 1990\text{ MHz}$ )                                                                                                                                                                               | IRL           | —                                                    | –16  | –9   | dB              |
| $P_{out}$ , 1 dB Compression Point<br>( $V_{DD} = 26\text{ Vdc}$ , $I_{DQ} = 550\text{ mA}$ , $f = 1990\text{ MHz}$ )                                                                                                                                                                                                                                                                                                     | P1dB          | —                                                    | 45   | —    | W               |
| Output Mismatch Stress<br>( $V_{DD} = 26\text{ Vdc}$ , $P_{out} = 45\text{ W CW}$ , $I_{DQ} = 550\text{ mA}$ , $f = 1930\text{ MHz}$ , VSWR = 5:1, All Phase Angles at Frequency of Tests)                                                                                                                                                                                                                                | $\Psi$        | No Degradation In Output Power Before and After Test |      |      |                 |

(1) Part is internally matched both on input and output.



NOTE: Z3, Z4, Z7, Z8 lengths and component placement tolerances are  $\pm 0.050''$ .  
 Zx lengths are microstrip lengths between components, center-line to center-line.  
 All component and z-length tolerances are  $\pm 0.015''$ , except as noted.

**Figure 1. 1930 – 1990 MHz 2-Carrier N-CDMA Test Circuit Schematic**

**Table 1. 1930 – 1990 MHz 2-Carrier N-CDMA Test Circuit Component Designations and Values**

| Designators    | Description                                                                            |
|----------------|----------------------------------------------------------------------------------------|
| B1, B2         | 0.120" x 0.333" x 0.100", Surface Mount Ferrite Beads, Fair Rite #2743019446           |
| C1, C2         | 10 $\mu$ F, 35 V Tantalum Surface Mount Chip Capacitors, Kemet #T495X106K035AS4394     |
| C3, C11        | 0.1 $\mu$ F Chip Capacitors, Kemet #CDR33BX104AKWS                                     |
| C4, C8         | 24 pF Chip Capacitors, B Case, ATC #100B240JP500X                                      |
| C5             | 470 pF Chip Capacitor, B Case, ATC #100B471JP200X                                      |
| C6, C7         | 11 pF Chip Capacitors, B Case, ATC #100B110JP500X                                      |
| C9, C10, C12   | 22 $\mu$ F, 35 V Tantalum Surface Mount Chip Capacitors, Kemet #T491X226K035AS4394     |
| C13            | 8.2 pF Chip Capacitor, B Case, ATC #100B8R2CP500X                                      |
| R1             | 560 k $\Omega$ , 1/4 W Chip Resistor (0.08" x 0.13")                                   |
| R2, R3, R4, R5 | 8.2 $\Omega$ , 1/4 W Chip Resistors (0.08" x 0.13"), Garrett Instruments #RM73B2B110JT |
| W1, W2         | Solid Copper Buss Wire, 16 AWG                                                         |
| WS1, WS2       | Beryllium Copper Wear Blocks (0.005" x 0.150" x 0.350") Nominal                        |
|                | Brass Banana Jack and Nut                                                              |
|                | Red Banana Jack and Nut                                                                |
|                | Green Banana Jack and Nut                                                              |
|                | Type "N" Jack Connectors, Omni-Spectra #3052-1648-10                                   |
|                | 4-40 Ph Head Screws, 0.125" long                                                       |
|                | 4-40 Ph Head Screws, 0.312" long                                                       |
|                | 4-40 Ph Head Screws, 0.625" long                                                       |
|                | 4-40 Ph Rec. Hd. Screws, 0.625" long                                                   |






Figure 2. 1930 – 1990 MHz 2-Carrier N-CDMA Test Circuit Component Layout


## TYPICAL CHARACTERISTICS




**Figure 3. 2-Carrier N-CDMA ACPR, IM3, Power Gain and Drain Efficiency versus Output Power**




**Figure 4. 2-Carrier N-CDMA ACPR, IM3, Power Gain, IRL and Drain Efficiency versus Output Power**




**Figure 5. 2-Carrier N-CDMA IM3 versus Output Power**




**Figure 6. 2-Carrier N-CDMA ACPR versus Output Power**




**Figure 7. 2-Carrier N-CDMA Power Gain versus Output Power**




**Figure 8. CW Output Power, Power Gain and Drain Efficiency versus Input Power**




**Figure 9. CW Two-Tone Power Gain, IMD and Drain Efficiency versus Output Power**




**Figure 10. CW Two-Tone Power Gain, Input Return Loss, IMD and Drain Efficiency versus Frequency**




**Figure 11. CW Two-Tone Intermodulation Distortion versus Output Power**




**Figure 12. CW Two-Tone Power Gain versus Output Power**



**Figure 13. CW Two-Tone Intermodulation Distortion Products versus Output Power**



**Figure 14. 2-Carrier N-CDMA Spectrum**



$V_{DD} = 26 \text{ V}$ ,  $I_{DQ} = 550 \text{ mA}$ ,  $P_{out} = 9 \text{ W Avg.}$ , 2-Carrier N-CDMA

| f<br>MHz | $Z_{in}$<br>$\Omega$ | $Z_{OL}^*$<br>$\Omega$ |
|----------|----------------------|------------------------|
| 1930     | $15.52 + j16.5$      | $4.52 + j1.86$         |
| 1960     | $14.24 + j14.44$     | $3.85 + j1.04$         |
| 1990     | $11.11 + j13.01$     | $3.44 + j0.69$         |

$Z_{in}$  = Complex conjugate of the optimum source impedance.

$Z_{OL}^*$  = Complex conjugate of the optimum load impedance at a given output power, voltage, IMD, bias current and frequency.

Note 1:  $Z_{OL}^*$  was chosen based on tradeoffs between gain, output power, drain efficiency and intermodulation distortion.

Note 2: Measurements were taken on the MRF19045 2-carrier N-CDMA test circuit, with SMA Launchers.




Figure 15. Series Equivalent Input and Output Impedance



# NOTES



# NOTES

# NOTES

## PACKAGE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer. MOTOROLA and the  logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners.

© Motorola, Inc. 2002.

**How to reach us:**

**USA/EUROPE/Locations Not Listed:** Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1-303-675-2140 or 1-800-441-2447

**JAPAN:** Motorola Japan Ltd.; SPS, Technical Information Center, 3-20-1, Minami-Azabu. Minato-ku, Tokyo 106-8573 Japan. 81-3-3440-3569

**ASIA/PACIFIC:** Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852-26668334

**Technical Information Center: 1-800-521-6274**

**HOME PAGE:** <http://www.motorola.com/semiconductors/>



MRF19045/D