

MR36V08G57C

262,144–Page × 1,024 x 32–Bit **P2ROM** (LVNROM)

FEATURES

- Memory Configuration
 - 262,144 x 1,024 x 32 bit
 - Multiplexed Command/Address/Data
- Page Read Operation
 - Page Size : 4,096 byte
 - Random access time : 1.0us (max) for block read 1.8us (max) for random read
 - Sequential Read : 40ns (min)
 Read Mode
 Continuous Read : no wait for next page.
 Page Read : need wait time for next page
- Power Supply Voltage
 - Vcc = 3.0 V to 3.6 V

PACKAGES

·70-pin plastic SSOP (P-SSOP70-500-0.80-EK-MC)

P2ROM ADVANCED TECHNOLOGY

P2ROM stands for Production Programmed ROM. This exclusive LAPIS Semiconductor's technology utilizes factory test equipment for programming the customers code into the P2ROM prior to final production testing. Advancements in this technology allows production costs to be equivalent to MASKROM and has many advantages and added benefits over the other non-volatile technologies, which include the following;

• **Short lead time**, since the P2ROM is programmed at the final stage of the production process, a large P2ROM inventory "bank system" of un-programmed packaged products are maintained to provide an aggressive lead-time and minimize liability as a custom product.


• **No mask charge**, since P2ROMs do not utilize a custom mask for storing customer code, no mask charges apply.

• No additional programming charge, unlike Flash and OTP that require additional programming and handling costs, the P2ROM already has the code loaded at the factory with minimal effect on the production throughput. The cost is included in the unit price.

• Custom Marking is available at no additional charge.

PIN	CON	FIGURATION	(TOP VIEW)
Vcc	1	0	70 D28
Vss	2		69 D20
NC	3		68 D12
NC	4		67 D4
IE#	5		66 D29
NC	6		65 D21
NC	7		64 D13
NC	8		63 D5
NC	9		62 D30
NC	10		61 D22
NC	11		60 D14
NC	12		59 D6
NC	13		58 D31
Vss	14		57 D23
CE#	15		56 D15
Vss	16		55 D7
Vss	17		54 OE#
Vss	18		53 NC
Vcc	19		52 NC
Vss	20		51 Vcc
NC	21		50 Vss
NC	22		49 Vss
NC	23		48 D0
CLE	24		47 D8
ALE	25		46 D16
STE	26		45 D24
NC	27		44 D1
RST#	28		43 D9
NC	29		42 D17
RD/BY	30		41 D25
Vss	31		40 Vcc
D27	32		39 D2
D19	33		38 D10
D11	34		37 D18
D3	35		36 D26
		//	
		70-pin SSOP	

BLOCK DIAGRAM



LAPIS Semiconductor Co., Ltd.

MR36V08G57C / P2ROM

PIN DESCRIPTIONS

Pin name	I/O	Functions
		Command/Address Input, Data Outputs
D31 to D0	I/O	The Data I/O are used to input command and address, and to output data during read operation. The Data I/O float to high-z when the device is deselected or the outputs are disabled.
		Chip Enable
CE#	I	The CE# input activates the read operation. The CE# input shall stay "low" during the read operation. The CE# input goes to "high", the device returns to standby mode.
		Input Enable
IE#	I	The IE# input controls the sequential data input during the read operation. Commands and address are latched on the rising edge of the IE# pulse.
		Output Enable
OE#	I	The OE# input controls the sequential data output during read operation. Data is valid tOEA after the falling edge of OE# pulse, and the Data I/O goes to high-z tOEZ after the rising edge of OE# pulse.
	I	Command Latch Enable
CLE		The CLE input activates the latch of command inputs. When CLE is "high", the inputs are latched on the rising edge of IE# pulse.
		Address Latch Enable
ALE	I	The ALE input activates the latch of address inputs. When ALE is "high", the inputs are latched on the rising edge of IE# pulse.
		Status Output Enable
STE	I	The STE input activates the output of status. When STE is "high", the status is valid tOEA after the falling edge of OE# pulse, and the Data I/O goes to high-z at tOEZ after the rising edge of OE# pulse.
		Ready/Busy Output
RD/BY	Ο	The RD/BY output indicates the status of the device operation. When the RD/BY is "low", it indicates the read operation is not ready. When the read operation is ready, the RD/BY goes "high".
DOT#		Reset
RST#	I	The RST# reset the whole circuits with low state. The RST# must be low at power on.
V _{CC}	-	Power
V _{SS}	-	Ground
NC	-	No Connection

COMMAND INPUT

The lower 8 bits, D7 to D0, of the data inputs are valid, and the upper 24 bits, D31 to D8, of the data inputs are "don't care" in the command input.

Both Read and Stop command inputs are allowed in the ready state (RD/BY output = "high") only. The Reset command input is allowed in any states.

Command	1 st Cycle (CMD1)	2 nd Cycle (CMD2)	NOTE
Continuous Read 00[H] 33[H]		33[H]	This command is to read data sequentially from the start address. This command continues until the next command is entered, the maximum logic address is reached. This command does NOT go to "busy" state at each page boundary.
Page Read	00[H]	30[H]	This command is to read data sequentially from the start address. This command continues until the next command is entered, the maximum logic address is reached. This command goes to "busy" state (RD/BY = "low") at each page boundary. The page size is 4K-Byte.
Stop	F0[H]	—	This command is to stop the read command.
Reset	FF[H]	—	This command is to reset (software reset) in any operations.

ADDRESS INPUT

The lower 8 bits, D7to D0, of the data inputs are valid, and the upper 24 bits, D31 to D8, of the data inputs are "don't care" in the address input.

The 1^{st} cycle and 2^{nd} cycle of the address input set up the column address. The column address can be set from 000[H] to 3FF[H]. The 3^{rd} cycle to 5^{th} cycle of the address input set up the row address. The row address can be set from 00000[H] to 3FFFF[H].

Address Inputs	D[31:8]	D7	D6	D5	D4	D3	D2	D1	D0
1 st (CA0)	Don't care	A7	A6	A5	A4	A3	A2	A1	A0
2 nd (CA1)	Don't care	L	L	L	L	L	L	A9	A8
3 rd (RA0)	Don't care	A17	A16	A15	A14	A13	A12	A11	A10
4 th (RA1)	Don't care	A25	A24	A23	A22	A21	A20	A19	A18
5 th (RA2)	Don't care	L	L	L	L	L	L	A27	A26

LAPIS Semiconductor Co., Ltd.

STATUS OUTPUT

The lower 8bits, D7 to D0, and another 8bits, D23 to D16, of the data outputs are used to output the status bits. Other bits of the data outputs fixed "low" during status output.

Status Output Bit	Status value	NOTE
D7 (D23)	0	—
D6 (D22)	Ready/Busy	This field indicates RD/BY output, Ready = H and Busy = L. This status value is the same behavior with the RD/BY output signal.
D5 (D21)	0	—
D4 (D20)	CMD End	This field indicates command operation status. "H" indicates the command operation is completed, and "L" indicates the command operation is in process.
D3 (D19)	CMD Error	This field indicates command input status. "H" indicates an error command input such as invalid command code or invalid address. "L" indicates a correct command input.
D2 (D18)	0	—
D1 (D17)	0	—
D0 (D16)	0	_

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Value	Unit
Operating temperature under bias	Та		0 to 70	°C
Storage temperature	Tstg	_	-55 to 125	°C
Input voltage	VI		–0.3 to V _{CC} +0.3	V
Output voltage	Vo	relative to V_{SS}	–0.3 to V _{CC} +0.3	V
Power supply voltage	V _{cc}		-0.3 to 4.6	V
Output short circuit current	los	—	10	mA
Power dissipation per package	PD	Ta=25°C	1.0	W

PIN CAPACITANCE

 $(V_{CC} = 3.3 \text{ V}, \text{ Ta} = 25^{\circ}\text{C}, \text{ f} = 1 \text{ MHz})$

				(00	•	. ,
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Input	C _{IN1}	$V_{I} = 0 V$	—		20	pF
Output	C _{OUT}	$V_{O} = 0 V$	—	—	20	pF

ELECTRICAL CHARACTERISTICS

DC Characteristics

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Input leakage current	lu	$V_1 = 0$ to V_{CC}	—	—	20	μA
Output leakage current	ILO	$V_{O} = 0$ to V_{CC}	—	—	20	μA
V _{cc} power supply current (Read)	I _{CCA1}	tOEC = 50ns Output Load = 50 pF	_	_	180	mA
V _{CC} power supply current (Standby)	Iccs	CE# = V _{IH}	_	_	40	mA
Input "H" level	V _{IH}	—	2.0		V _{CC} +0.3*	V
Input "L" level	VIL	—	-0.3**	_	0.7	V
Output "H" level	V _{OH}	I _{OH} = -2 mА	2.4	_	_	V
Output "L" level	V _{OL}	$I_{OL} = 2 \text{ mA}$			0.4	V

Voltage is relative to V_{SS} .

* : Vcc+1.5V(Max.) when pulse width of overshoot is less than 10ns.

** : -1.5V(Min.) when pulse width of undershoot is less than 10ns.

LAPIS Semiconductor Co., Ltd.

MR36V08G57C / P2ROM

AC Characteristics


		$(V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ Ta} = 0 \text{ to } 70^{\circ}\text{C})$				
Parameter	Symbol	Min.	Max.	Unit		
CLE/ALE/STE Setup time for OE#	t _{ASO}	5	—	ns		
CLE/ALE/STE Hold time for OE#	t _{AHO}	5	—	ns		
CE# Setup time for OE#	t _{CESO}	5	—	ns		
CE# Hold time for OE#	t _{CEHO}	5	—	ns		
CE# high time	t _{CEH}	10	—	ns		
OE# Cycle time	t _{OEC}	40	—	ns		
OE# Pulse width	t _{OEP}	24	—	ns		
OE# High Hold time	t _{ОЕН}	14	—	ns		
OE# Access Time	t _{OEA}	—	20	ns		
OE# High to Output High-Z	t _{OEZ}	—	15	ns		
CLE/ALE/STE Setup time for IE#	t _{ASS}	5	—	ns		
CLE/ALE/STE Hold time for IE#	t _{AHS}	5	—	ns		
CE# Setup time for IE#	t _{CESS}	5	—	ns		
CE# Hold time for IE#	t _{CEHS}	5	—	ns		
IE# Cycle time	t _{IEC}	40	—	ns		
IE# Pulse width	t _{IEP}	19	—	ns		
IE# High Hold time	t _{IEH}	19	—	ns		
Data Setup time	t _{DS}	10	—	ns		
Data Hold time	t _{DH}	5	—	ns		
IE# High to Busy	t _{IEB}	—	25	ns		
OE# High to Busy	t _{OEB}	—	25	ns		
Ready to IE# Low	t _{RIE}	25	—	ns		
Ready to OE# Low	t _{ROE}	25	—	ns		
CMD to Ready (Continuous Read)	t _{BSY1}	800	1800	ns		
CMD to Ready (Page Read)	t _{BSY2}	800 / 125 ^{*1}	1800 / 500 ^{*1}	ns		
Wait for Page read	t _{BSYR}	125	500	ns		
Wait after STOP CMD while Read	t _{BSYS}	125	500	ns		
Reset time	t _{RST}	125	500	ns		

(*1) When the continuous address from the previous read cycle is input, "CMD to Ready (t_{BSY2})" is the same as "Wait for Page Read (t_{BSYR})".

Measurement conditions


Input signal level	- 0 V/3 V
Input timing reference level	- 1/2Vcc
Output load	- 50 pF
Output timing reference level	- 1/2Vcc

Output load




TIMING CHART (READ CYCLE)


Data Input Cycle




Data Output Cycle



Data Read Cycle (Continuous Read)



Data Read Cycle (Page Read)




Note: Data Read Cycle would end without a stop command (F0h) after reading the end address. At that time, RD/BY signal would be LOW once for tBSYS.

Power ON Characteristics / Reset

(Vcc =	3.3 V	± 0.3	V. T	a = 0	to 7	(0°C)
<u>۱</u>	•00 -	0.0 .	- 0.0	• , •	u – 0		· · · /

Parameter	Symbol	Condition	Min.	Max.	Unit
VCC set up time	t _{VSET}	—	5	270	us
Power on sequence hold time	t _{POSH}	—	1	—	ms
Power off hold time	t _{VPOFF}	—	1	_	ms
Reset hold time	t _{RH}	—	1	—	ms
Rest time	t _{RS}	—	100	—	ns

TIMING CHART (POWER ON)




Note: A start-up delay of 1ms is required after power-on.


If you power-off VCC ,you must wait 1ms to power-on.

CE# must be HIGH and RST# must be LOW while VCC power on sequence.

TIMING CHART (RESET)



PACKAGE DIMENSIONS



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact ROHM's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

REVISION HISTORY

Document No.	Date	Page		
		Previous Edition	Current Edition	Description
FEDR36V08G57C-002-01	Mar. 25 2010	-	-	Edition 1
FEDR36V08G57C-002-02	Sep. 15 2010	1,7,8	1,7,8	t_{BSY} defined separately to t_{BSY1} and $t_{\text{BSY2.}}$
		9	9	t _{RST} description added.
		10,11	10,11	t _{RS} description added.

NOTICE

No copying or reproduction of this document, in part or in whole, is permitted without the consent of LAPIS Semiconductor Co., Ltd.

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing LAPIS Semiconductor's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from LAPIS Semiconductor upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, LAPIS Semiconductor shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. LAPIS Semiconductor does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by LAPIS Semiconductor and other parties. LAPIS Semiconductor shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While LAPIS Semiconductor always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. LAPIS Semiconductor shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). LAPIS Semiconductor shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

.Copyright 2010 - 2011 LAPIS Semiconductor Co., Ltd.