

Issue Date: Oct.01, 2008

# MR36V04G54B

# 128M-Word × 32-Bit Page Mode P2ROM

## FEATURES

- · 128Mx32 or 256Mx16-bit
- electrically switchable configuration
- · Page size of 8-word x 32-Bit or 16-word x 16-Bit
- $\cdot$  3.0 V to 3.6 V power supply
- · Random Access time..... 105 ns MAX
- Page Access time ...... 25 ns MAX
- · Operating current ..... 100 mA MAX
- · Standby current ...... 85 mA MAX
- · Input/Output TTL compatible
- · Three-state output

# PACKAGES

·70-pin plastic SSOP (P-SSOP70-500-0.80-EK-MC)

#### **P2ROM ADVANCED TECHNOLOGY**

P2ROM stands for Production Programmed ROM. This exclusive LAPIS Semiconductor technology utilizes factory test equipment for programming the customers code into the P2ROM prior to final production testing. Advancements in this technology allows production costs to be equivalent to MASKROM and has many advantages and added benefits over the other non-volatile technologies, which include the following;

• Short lead time, since the P2ROM is programmed at the final stage of the production process, a large P2ROM inventory "bank system" of un-programmed packaged products are maintained to provide an aggressive lead-time and minimize liability as a custom product.


• **No mask charge**, since P2ROMs do not utilize a custom mask for storing customer code, no mask charges apply.

• No additional programming charge, unlike Flash and OTP that require additional programming and handling costs, the P2ROM already has the code loaded at the factory with minimal effect on the production throughput. The cost is included in the unit price.

• Custom Marking is available at no additional charge.

PI	N C	ONFIGURATION (	тор	VIEW)
Vcc	1	0		D28
Vss	2		69	D20
A24	3		68	D12
A23	4		67	D4
A22	5		66	D29
A21	6		65	D21
A20	7		64	D13
A19	8		63	D5
A18	9		62	D30
A17	10		61	D22
A16	11		60	D14
A15	12		59	D6
A14	13		58	D31/A-1
A25	14		57	D23
CE#	15		56	D15
A13	16		55	D7
A12	17		54	OE#
A11	18		53	A26
Vcc	19		52	A0
Vss	20		51	Vcc
A1	21		50	WORD#
A2	22		49	Vss
A3	23		48	D0
A4	24		47	D8
A5	25		46	D16
A6	26		45	D24
A7	27		44	D1
A8	28		43	D9
A9	29		42	D17
A10	30		41	D25
Vss	31		40	Vcc
D27	32		39	D2
D19	33		38	D10
D11	34		37	D18
D3	35		36	D26
		70-pin SSOP	_	

#### **BLOCK DIAGRAM**



are placed in a high-Z state and pin D31 functions as the A-1 address pin.

#### **PIN DESCRIPTIONS**

Pin name	Functions	Functions		
A0 to A26	Address inputs			
D31/ A–1	Data outputs /Address -1 input			
D0 to D30	Data outputs			
CE#	Chip enable input			
OE#	Output enable input			
WORD#	Word -Byte select input			
V <sub>CC</sub>	Power supply voltage			
V <sub>SS</sub>	Ground			

## **FUNCTION TABLE**

Mode	CE#	OE#	WORD#	V <sub>cc</sub>	D0 to D15	D16 to D30	D31/A-1
Read (32-Bit)	L	L	Н		D	OUT	D <sub>OUT</sub>
Read (16-Bit)	L	L	L		D <sub>OUT</sub>	Hi–Z	L/H
Output disable	L	н	H	3.3 V	3.3 V Hi–Z Hi–Z		*
Standby	Н	*	H L				*

\*: Don't Care (H or L)

## ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Value	Unit
Operating temperature under bias	Та		0 to 70	°C
Storage temperature	Tstg		-55 to 125	°C
Input voltage	VI		–0.5 to V <sub>CC</sub> +0.5	V
Output voltage	Vo	relative to V <sub>SS</sub>	–0.5 to V <sub>CC</sub> +0.5	V
Power supply voltage	V <sub>cc</sub>		-0.5 to 4.6	V
Output short circuit current	los	—	10	mA
Power dissipation per package	PD	Ta=25°C	1.0	W

## **RECOMMENDED OPERATING CONDITIONS**

(Ta = 0 to 70°C)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
V <sub>CC</sub> power supply voltage	V <sub>cc</sub>		3.0	—	3.6	V
Input "H" level	VIH	$V_{CC}$ = 3.0 to 3.6 V	2.2	—	V <sub>CC</sub> +0.5*	V
Input "L" level	VIL		-0.5**	_	0.6	V

Voltage is relative to V<sub>SS</sub>.

\* :  $V_{CC}$ +1.5V(Max.) when pulse width of overshoot is less than 10ns.

\*\* : -1.5V(Min.) when pulse width of undershoot is less than 10ns.

## PIN CAPACITANCE

				(V <sub>CC</sub> = 3.	3 V, Ta = 25°	C, f = 1 MHz)
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Input(except Word#)	C <sub>IN1</sub>	$V_{I} = 0 V$	—	—	20	pF
Output	COUT	$V_0 = 0 V$	_		20	pF

#### **ELECTRICAL CHARACTERISTICS**

#### **DC Characteristics**

Parameter	Symbol	Condition		Min.	Тур.	Max.	Unit
Input leakage current	ILI	$V_1 = 0$	) to V <sub>CC</sub>	—		20	μA
Output leakage current	I <sub>LO</sub>	$V_{O} = 0$	0 to V <sub>CC</sub>	—		20	μA
V <sub>CC</sub> power supply current (Standby)	I <sub>CCSC</sub>	CE# = Add.=V <sub>CC</sub>	V <sub>CC</sub> =3.6V	—		85	mA
V <sub>CC</sub> power supply current (Read)	I <sub>CCA1</sub>	$\begin{array}{l} CE \# = V_{IL} \\ OE \# = V_{IH} \end{array}$	tc = 200 ns	_	_	100	mA
Input "H" level	VIH			2.2	_	V <sub>CC</sub> +0.5*	V
Input "L" level	VIL	_		-0.5**		0.6	V
Output "H" level	V <sub>OH</sub>	I <sub>OH</sub> = -2 mA		2.4	_	_	V
Output "L" level	V <sub>OL</sub>	I <sub>OL</sub> =	= 2 mA	_		0.4	V

Voltage is relative to V<sub>SS</sub>.

\* : V<sub>CC</sub>+1.5V(Max.) when pulse width of overshoot is less than 10ns.

\*\*: -1.5V(Min.) when pulse width of undershoot is less than 10ns.

#### **AC Characteristics**

$(V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ Ta} = 0 \text{ to } 70^{\circ}\text{C}$							
Parameter	Symbol	Condition	Min.	Max.	Unit		
Address cycle time	tc	—	105	—	ns		
Address access time	t <sub>ACC</sub>	—	—	105	ns		
Address skew time	t <sub>ASK</sub>	—	—	10	ns		
CE Address skew time	T <sub>CSK</sub>	—	—	10	ns		
Page cycle time	t <sub>PC</sub>	—	25	—	ns		
Page access time	t <sub>PAC</sub>	$CE\# = OE\# = V_{IL}$	—	25	ns		
CE# access time	t <sub>CE</sub>	$OE\# = V_{IL}$	—	105	ns		
OE# access time	t <sub>OE</sub>	$CE\# = V_{IL}$	—	25	ns		
Output disable time	t <sub>CHZ</sub>	$OE\# = V_{IL}$	0	20	ns		
	t <sub>OHZ</sub>	$CE\# = V_{IL}$	0	20	ns		
Output hold time	t <sub>OH</sub>	$CE\# = OE\# = V_{IL}$	0	_	ns		

Measurement conditions


Input signal level	0 V/3 V
Input timing reference level	1/2Vcc
Output load	50 pF
Output timing reference level	1/2Vcc

#### Output load


Output • \_\_\_\_\_ 50 pF \_\_\_\_\_ (Including scope and jig)

#### TIMING CHART (READ CYCLE)

**Random Access Mode Read Cycle** 




Page Access Mode Read Cycle



#### **POWER ON CHARACTERISTICS**


			$(V_{CC} =$	3.3 V ± 0.3 V, Ta	= 0 to 70°C)
Parameter	Symbol	Condition	Min.	Max.	Unit
V <sub>CC</sub> set up time	tvset	—	5	270	us
Power on sequence hold time	tposh	—	1	—	ms
Power off hold time	tvpoff	—	1	—	ms

## TIMING CHART (POWER ON)



Note: A start-up delay of 1ms is required after power-on. If you power-off  $V_{CC}$ , you must wait 1ms to power-on. CE# must be HIGH while  $V_{CC}$  power on sequence.

#### PACKAGE DIMENSIONS



#### Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact ROHM's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

## **REVISION HISTORY**

Document		Page		
No.	Date	Previous Edition	Current Edition	Description
FEDR36V04G54B-02-01	Sep. 03 2008	_	_	Final edition 1
FEDR36V04G54B-002-01	Oct. 1, 2008	-	-	Changed company logo and name to OKI SEMICONDUCTOR

#### **NOTICE**

No copying or reproduction of this document, in part or in whole, is permitted without the consent of LAPIS Semiconductor Co., Ltd.

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing LAPIS Semiconductor's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from LAPIS Semiconductor upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, LAPIS Semiconductor shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. LAPIS Semiconductor does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by LAPIS Semiconductor and other parties. LAPIS Semiconductor shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While LAPIS Semiconductor always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. LAPIS Semiconductor shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). LAPIS Semiconductor shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

Copyright 2008 - 2011 LAPIS Semiconductor Co., Ltd.