Document Number: MQ1470VP Preliminary Datasheet V1.0

750W, 50V High Power RF LDMOS FETs

Description

The MQ1470VP is a 750-watt, high performance, internally matched LDMOS FET, designed for avionics applications with frequencies 1.2 to 1.4GHz It is featured for high power and high ruggedness.

It is recommended to use this device under pulse condition only

Typical Pulse Performance (on innogration wide band test fixture with device soldered):
 Vds = 50 V, Idq = 50 mA, TA = 25 °C

Test signal	Freq(MHz)	P1dB(W)	Gp(dB)@P1dB	Eff(%)@P1dB	P3dB(W)
Pulse width:100uS	1200	1016	12.9	45	1101
Duty cycle: 10%	1280	985	14.3	49	1025
	1400	855	13.4	45	1015
Pulse width:100uS	1200	930	12.7	43	995
Duty cycle: 20%	1280	914	14	47	1026
	1400	785	13.1	43	922

Features

- High Efficiency and Linear Gain Operations
- Integrated ESD Protection
- · Internally Matched for Ease of Use
- Large Positive and Negative Gate/Source Voltage Range for Improved Class C Operation
- Excellent thermal stability, low HCI drift
- Compliant to Restriction of Hazardous Substances (RoHS) Directive 2002/95/EC

Table 1. Maximum Ratings

Rating	Symbol	Value	Unit
DrainSource Voltage	$V_{\scriptscriptstyle DSS}$	115	Vdc
GateSource Voltage	$V_{\sf GS}$	-10 to +10	Vdc
Operating Voltage	V _{DD}	+55	Vdc
Storage Temperature Range	Tstg	-65 to +150	°C
Case Operating Temperature	T _c	+150	°C
Operating Junction Temperature	T,	+225	°C

Table 2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal Resistance, Junction to Case, Case Temperature			
80°C, 870W Pout, Pulse width: 100us, duty cycle: 10%,	RθJC	0.02	°C/W
Vds=50 V, IDQ = 100 mA			

Table 3. ESD Protection Characteristics

Test Methodology	Class
------------------	-------

MQ1470VP

Document Number: MQ1470VP Preliminary Datasheet V1.0

Human Body Model (per JESD22--A114)

Class 2

Table 4. Electrical Characteristics (TA = 25 °C unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
DC Characteristics					
Drain-Source Breakdown Voltage	V _{pss}	115			V
$(V_{GS}=0V; I_D=100uA)$	V _{DSS}	115			V
Zero Gate Voltage Drain Leakage Current				10	^
$(V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V})$	I _{DSS}			10	μΑ
GateSource Leakage Current				1	^
$(V_{GS} = 6 \text{ V}, V_{DS} = 0 \text{ V})$	I _{GSS}			ı	μΑ
Gate Threshold Voltage	$V_{GS}(th)$		1.6		V
$(V_{DS} = 50V, I_D = 600 \text{ uA})$	V _{GS} (III)		1.0		V
Gate Quiescent Voltage	V		3		V
$(V_{DD} = 50 \text{ V}, I_{DQ} = 50 \text{ mA}, \text{ Measured in Functional Test})$	$V_{GS(Q)}$		3		V

Functional Tests (In Innogration test fixture, 50 ohm system): Pulse CW Signal Measurements. (Pulse Width=100s, Duty cycle=10%), Pin=46dBm

Power Gain @ Pout	Gp		13.3	dB
1dB compressed point	P1dB	750	850	W
Drain Efficiency@Pout	η _D		45.0	%
Input Return Loss	IRL		-7	dB

Reference Circuit of Test Fixture

(Layout file upon request) PCB: Roger 4350B, 30mils





Figure 1. Test Circuit Component Layout

TYPICAL CHARACTERISTICS

Pulse width:100 μ S, duty cycle: 10%, Vds = 50 V, Idq = 100 mA, TA = 25 °C


Figure 2: Power gain and Efficiency as a Function of Pout



Freq(MHz)	P1dB (dBm)	P1dB (W)	P1dB Eff(%)	P1dB Gain(dB)	P3dB (dBm)	P3dB (W)	P3dB Eff(%)
1200	60.07	1016.48	45.79	12.93	60.42	1101.46	45.72
1280	59.94	985.72	49.41	14.32	60.51	1124.31	50.04
1400	59.32	855.11	45.55	13.39	60.07	1015.86	46.34

Package Outline

Flanged ceramic package; 2 mounting holes; 4 leads (1, 2—DRAIN, 3, 4—GATE, 5—SOURCE)



UNIT	Α	b	С	D	D ₁	е	E	E ₁	F	Н	H ₁	L	р	Q	q	U ₁	U ₂	W ₁	W_2	W_2
Mm	4.7	11.81	0.18	31.55	31.52	40.70	9.50	9.53	1.75	17.12	25.53	3.48	3.30	2.26	35.56	41.28	10.29	0.25	0.51	0.25
IVIIII	4.2	11.56	0.10	30.94	30.96	13.72	9.30	9.27	1.50	16.10	25.27	2.97	3.05	2.01	35.56	41.02	10.03	0.25	0.51	0.25
	0.185	0.465	0.007	1.242	1.241	0.540	0.374	0.375	0.069	0.674	1.005	0.137	0.130	0.089	4 400	1.625	0.405	2.24	0.00	0.04
Inches	0.165	0.455	0.004	1.218	1.219	0.540	0.366	0.365	0.059	0.634	0.995	0.117	0.120	0.079	1.400	1.615	0.395	0.01	0.02	0.01

OUTLINE		REFERENCE	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION	IOOOL DATE
PKG-D4E					03/12/2013

Document Number: MQ1470VP Preliminary Datasheet V1.0

Revision history

Table 6. Document revision history

Date	Revision	Datasheet Status
2018/8/4	Rev 1.0 Preliminary Datasheet Creation	

Disclaimers

Specifications are subject to change without notice. Innogration believes the information contained within this data sheet to be accurate and reliable. However, no responsibility is assumed by Innogration for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Innogration . Innogration makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose. "Typical" parameters are the average values expected by Innogration in large quantities and are provided for information purposes only. These values can and do vary in different applications and actual performance can vary over time. All operating parameters should be validated by customer's technical experts for each application. Innogration products are not designed, intended or authorized for use as components in applications intended for surgical implant into the body or to support or sustain life, in applications in which the failure of the Innogration product could result in personal injury or death or in applications for planning, construction, maintenance or direct operation of a nuclear facility. For any concerns or questions related to terms or conditions, pls check with Innogration and authorized distributors Copyright © by Innogration (Suzhou) Co.,Ltd.