


High Voltage PNP Epitaxial Planar Transistor

MPSA94


Description

- High breakdown voltage. ($BV_{CEO} = -400V$)
- Low saturation voltage, typically $V_{CE(sat)} = -0.08V$ at $I_C/I_B = -10mA/-1mA$.
- Wide SOA (safe operation area).
- Complementary to MPSA44.
- Pb-free lead plating and halogen-free package.

Symbol



Outline



Absolute Maximum Ratings ($T_a = 25^\circ C$)

Parameter	Symbol	Limits	Unit
Collector-Base Voltage	V_{CBO}	-400	V
Collector-Emitter Voltage	V_{CEO}	-400	V
Emitter-Base Voltage	V_{EBO}	-6	V
Collector Current	I_C	-300	mA
Power Dissipation	P_d	625	mW
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	200	$^\circ C/W$
Junction Temperature	T_j	150	$^\circ C$
Storage Temperature	T_{stg}	-55~+150	$^\circ C$

**Characteristics (Ta=25°C)**

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
BV _{CB0}	-400	-	-	V	I _C =-50μA
BV _{CEO}	-400	-	-	V	I _C =-1mA
BV _{EB0}	-6	-	-	V	I _E =-50μA
I _{CB0}	-	-	-10	μA	V _{CB} =-400V
I _{EB0}	-	-	-10	μA	V _{EB} =-6V
I _{CES}	-	-	-10	μA	V _{CE} =-400V, V _{BE} =0V
V _{CE(sat)} 1	-	-	-0.2	V	I _C =-1mA, I _B =-0.1mA
*V _{CE(sat)} 2	-	-0.08	-0.3	V	I _C =-10mA, I _B =-1mA
*V _{CE(sat)} 3	-	-0.12	-0.6	V	I _C =-50mA, I _B =-5mA
*V _{BE(sat)}	-	-	-0.9	V	I _C =-20mA, I _B =-2mA
h _{FE} 1	70	-	-	-	V _{CE} =-10V, I _C =-1mA
*h _{FE} 2	82	-	270	-	V _{CE} =-10V, I _C =-10mA
*h _{FE} 3	50	-	-	-	V _{CE} =-10V, I _C =-50mA
*h _{FE} 4	40	-	-	-	V _{CE} =-10V, I _C =-100mA
Cob	-	-	8	pF	V _{CB} =-10V, I _E =0A, f=1MHz

*Pulse Test: Pulse Width ≤380μs, Duty Cycle≤2%







Classification Of h_{FE} 2

Rank	P	Q
Range	82~180	120~270


Ordering Information

Device	Package	Shipping
MPSA94, T/B	TO-92 (Pb-free lead plating and halogen-free)	2000 pcs / Tape & Box
MPSA94, bulk	TO-92 (Pb-free lead plating and halogen-free)	1000 pcs/ bag, 10 bags/box, 10boxes/carton

Typical Characteristics



TO-92 Taping Outline




DIM	Item	Millimeters	
		Min.	Max.
A	Component body height	4.33	4.83
D	Tape Feed Diameter	3.80	4.20
D1	Lead Diameter	0.36	0.53
D2	Component Body Diameter	4.33	4.83
F1,F2	Component Lead Pitch	2.40	2.90
F1,F2	F1-F2	-	±0.3
H	Height Of Seating Plane	15.50	16.50
H1	Feed Hole Location	8.50	9.50
H2	Front To Rear Deflection	-	1
H2A	Deflection Left Or Right	-	1
H3	Component Height	-	27
H4	Feed Hole To Bottom Of Component	-	21
L	Lead Length After Component Removal	-	11
L1	Lead Wire Enclosure	2.50	-
P	Feed Hole Pitch	12.50	12.90
P1	Center Of Seating Plane Location	5.95	6.75
P2	4 Feed Hole Pitch	50.30	51.30
T	Over All Tape Thickness	-	0.55
T1	Total Taped Package Thickness	-	1.42
T2	Carrier Tape Thickness	0.36	0.68
W	Tape Width	17.50	19.00
W1	Adhesive Tape Width	5.00	7.00
-	20 pcs Pitch	253	255

Note : All temperatures refer to topside of the package, measured on the package body surface.

Recommended wave soldering condition


Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds

Recommended temperature profile for IR reflow



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (T_{smax} to T_p)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(T_{smin})	100°C	150°C
-Temperature Max(T_{smax})	150°C	200°C
-Time(t_{smin} to t_{smax})	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (T_L)	183°C	217°C
- Time (t_L)	60-150 seconds	60-150 seconds
Peak Temperature(T_p)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(t_p)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

TO-92 Dimension



*: Typical

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.1704	0.1902	4.33	4.83	G	0.0142	0.0220	0.36	0.56
B	0.1704	0.1902	4.33	4.83	H	-	*0.1000	-	*2.54
C	0.5000	-	12.70	-	I	-	*0.0500	-	*1.27
D	0.0142	0.0220	0.36	0.56	$\alpha 1$	-	*5°	-	*5°
E	-	*0.0500	-	*1.27	$\alpha 2$	-	*2°	-	*2°
F	0.1323	0.1480	3.36	3.76	$\alpha 3$	-	*2°	-	*2°

Notes: 1. Controlling dimension: millimeters.

2. Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.

3. If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.