# **MPQ8873**



36V, 3A Continuous Output Current, Full Temperature, Four-Switch, Synchronous Buck-Boost Converter, AEC-Q100 Qualified

#### **DESCRIPTION**

MPQ8873 is 36V, The а monolithic, synchronous buck-boost DC/DC converter. Its wide 2.2V to 36V input voltage range makes the device well-suited to multi-purpose automotive industrial applications. **Proprietary** and constant-on-time (COT) control and a fully integrated, four-switch configuration allow the chip to flexibly change the converter topology between buck, boost, and buck-boost mode. This optimizes performance and efficiency at input voltages above, below, or equal to the output voltage. It also ensures seamless transitions between the adjacent operational regions.

The MPQ8873 is controlled via a standard I<sup>2</sup>C interface. The various parameters can be adjusted by writing the settings in the device, meaning that no hardware changes are required.

The switching frequency can be configured between 200kHz and 1MHz, or it can be synchronized between 250kHz and 1MHz via an external clock signal. In addition, the configurable frequency spread spectrum function can dither the switching frequency periodically for improved EMI performance.

Robust fault protections include input undervoltage lockout (UVLO), input over-voltage protection (OVP), cycle-by-cycle peak current limiting, output OVP, output short-circuit protection (SCP), and thermal shutdown. The built-in power good function can indicate whether the output voltage is regulated properly.

The MPQ8873 is available in a thermally enhanced QFN-34 (4mmx5mm) package.

#### **FEATURES**

- 2.2V to 36V Wide Input Voltage Range
- Up to 3A Continuous Output Current
- <25µA Shutdown Current</li>
- 180µA Quiescent Current when V<sub>IN</sub> = 12V
- Single-Channel, Four-Switch, Synchronous Buck-Boost Configuration:
  - Internal 10mΩ Buck High-Side Power MOSFET
  - Internal 25mΩ Buck Low-Side Synchronous Rectifier
  - Internal 10mΩ Boost Low-Side Power MOSFET
  - Internal 25mΩ Boost High-Side Synchronous Rectifier
- Proprietary Constant-On-Time (COT)
   Control for Seamless Transitions
- Internal Soft Start
- Smart Power Good Output
- Easy-to-Optimize Efficiency and EMI Performance:
  - Configurable 200kHz to 1MHz Switching Frequency
  - Synchronizable Switching Frequency from 250kHz to 1MHz
  - Switching Frequency Spread Spectrum
  - Configurable Switching Speed
- Protection Features:
  - o Cycle-by-Cycle Current Limiting
  - Over-Current Protection (OCP)
  - Configurable Input Under-Voltage Lockout (UVLO)
  - Output Over-Voltage Protection (OVP)
  - Input Over-Voltage Protection (OVP)
  - Output Short-Circuit Protection (SCP)
  - Over-Temperature Shutdown



### FEATURES (continued)

- Standard, Configurable I<sup>2</sup>C Interface:
  - Converter On/Off
  - Input Range Selection
  - Output Range from 0.5V to 30V for FCCM, 5V to 30V for DCM
  - Switching Frequency
  - Synchronized Input/Output Selection
  - Switching Slew Rate
  - o Frequency Spread Spectrum Setting
  - Compensation Network
  - Ramp Compensation
  - Soft-Start Time
  - Dynamic Output Voltage Adjustment with Slew Rate Control
  - Converter Mode Transition Threshold
  - Discontinuous Conduction Mode (DCM) or Forced Continuous Conduction Mode (FCCM)
  - Constant-On-Time (COT) Control of the Boost Switch in Buck-Boost Mode
  - Input Over-Voltage Protection (OVP)
  - Output Over-Voltage Protection (OVP)
  - Cycle-by-Cycle Current Limit Threshold
  - o Reverse Current Limit Threshold
  - Over-Current Protection (OCP)
  - Output Short-Circuit Protection (SCP)
  - Thermal Protection
  - Power Good (PG) Threshold
  - o Junction Temperature Reading
- One-Time Programmable (OTP) Memory for Default Parameter Settings
- Available in QFN-34 (4mmx5mm) Package
- Available with Wettable Flanks
- Available in AEC-Q100 Grade 1

#### **APPLICATIONS**


- Sensor Fusion Systems
- Camera Monitor System
- Infotainment Systems
- Automotive Applications

All MPS parts are lead-free, halogen free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are registered trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

2




### **TYPICAL APPLICATION**




### **Efficiency vs. Load Current**

Vout = 11.5V, fsw = 450kHz, L =  $10\mu\text{H}$  ( $23\text{m}\Omega$  DCR), FCCM, lout = 10mA to 1A



### **Efficiency vs. Load Current**

 $V_{OUT} = 11.5 \text{ V}$ ,  $f_{SW} = 450 \text{kHz}$ ,  $L = 10 \mu \text{H}$  (23m $\Omega$  DCR), FCCM,  $I_{OUT} = 0.5 \text{A}$  to 3A





### ORDERING INFORMATION

Part Number*	Package	Top Marking	MSL Rating***
MPQ8873GVE-xxxx**, ****	QFN-34 (4mmx5mm)		
MPQ8873GVE-xxxx-AEC1****	QFN-34 (4mmx5mm)	See Below	1

<sup>\*</sup> For Tape & Reel, add suffix –Z (e.g. MPQ8873GVE-xxxx–Z).

\*\*\* Moisture Sensitivity Level Rating

\*\*\*\* Wettable Flank

### **TOP MARKING**

MPSYWW


MP8873

LLLLLL

Е

MPS: MPS prefix Y: Year code WW: Week code MP8873: Part number LLLLL: Lot number E: Wettable Flank

### **PACKAGE REFERENCE**



<sup>\*\* &</sup>quot;xxxx" is the configuration code identifier for the register settings stored in the OTP register. Each "x" can be a hexadecimal value between 0 and F. Contact an MPS FAE to create this unique number.



# **PIN FUNCTIONS**

Pin #	Name	Description
1	EN	On/off control input and custom input UVLO setting. The EN pin can be driven by an external logic signal to enable or disable the MPQ8873. Pull EN below the specified threshold (about 1.4V) to shut down the chip. Pull EN above the specified threshold (about 1.55V) to enable the chip. Connect a resistor divider from the input voltage (PVIN pin) to the EN pin to set a customer-accurate under-voltage lockout (UVLO) threshold for the input voltage. A 1.3μA internal pull-up current source is enabled when the EN voltage is above its high threshold (about 1.55V). A $1M\Omega$ internal resistor pulls the EN pin low when it is floating. This means that the part is off by default when there is no external pull-up voltage.
2	SYNC	<b>Synchronization input or output.</b> The SYNC pin can be configured via the I <sup>2</sup> C to synchronization input or output mode. In synchronization input mode, the chip synchronizes its switching with the external clock connected to this pin. The external clock frequency must be 20% greater than the configured frequency set in the OTP register. In synchronization output mode, the chip outputs its clock signal to synchronize the other chip's switching clock. Float the SYNC pin if it is not used.
3, 4, 5	PGND1	<b>Power ground for the SW1 half-bridge.</b> The three PGND1 pins are connected inside the MPQ8873. These pins should be electrically connected to the system power ground plane with the shortest and lowest-impedance connection possible.
6, 7, 8, 27, 34	PVIN	<b>Power input for converter.</b> Connect a large bulk input capacitor to PVIN for a stable power source, and connect bypass capacitors from PVIN to PGND1 to reduce noise. Inside the chip, three of the PVIN pins (pins 6, 7, and 8) are connected together. The two remaining PVIN pins (pins 27 and 34) are also connected together. Both sets of PVIN pins require a bypass capacitor. The bypass capacitors should be placed as close to the chip as possible. The input voltage ( $V_{IN}$ ) is supplied by the PVIN pin.
9, 28, 29, 30	SW1	<b>Power switch output 1.</b> The four SW1 pins (pins 9, 28, 29, and 30) are connected together inside the chip. These pins should be connected to one side of the external power inductor.
10	BST1	<b>Bootstrap for SW1.</b> Place a capacitor between SW1 and BST1 to form a floating supply across the SW1 high-side MOSFET (HS-FET) driver. Generally, a 100nF ceramic capacitor is required to drive the SW1 HS-FET's gate above SW1's level.
11	SDA	<b>I<sup>2</sup>C bus serial data input/output.</b> This pin is an open-drain port. An external pull-up resistor is required to connect this pin to the I <sup>2</sup> C bus supply rail. If SDA is not used, it is recommended to connect SDA to the VCC pin through a resistor.
12	SCL	<b>I<sup>2</sup>C bus serial clock input.</b> This pin is an open-drain port. An external pull-up resistor is required to connect this pin to the I <sup>2</sup> C bus supply rail. If SCL is not used, it is recommended to connect SCL to the VCC pin through a resistor.
13	AGND	Signal ground. Ground for the internal logic and signal control blocks.
14	VCC	<b>5V internal regulator output.</b> VCC supplies power to the control blocks, $I^2C$ interface, and the power MOSFETs' gate driver. Bypass VCC to AGND with a $1\mu F$ to $10\mu F$ , external, low-ESR ceramic capacitor.
15	BST2	<b>Bootstrap for SW2.</b> Place a capacitor between SW2 and BST2 to form a floating supply across the SW2 HS-FET driver. A 100nF ceramic capacitor is typically required to drive the SW2 HS-FET's gate above SW2's level.
16, 25, 31, 32	SW2	<b>Power switch output 2.</b> The four SW2 pins (pins 16, 25, 31, and 32) are connected together inside the MPQ8873. These pins should be connected to one side of the external power inductor.



# PIN FUNCTIONS (continued)

Pin#	Name	Description
17, 18, 19, 26, 33	PGND2	<b>Power ground for SW2 half-bridge.</b> Three of the PGND2 pins (pins 17, 18, and 19) are connected inside the MPQ8873. The two remaining PGND2 pins (pins 26 and 33) are also connected together. These five pins should be electrically connected to the system power ground plane through the shortest and lowest-impedance connection possible.
20, 21, 22	PVOUT	<b>Power output of converter.</b> The three PVOUT pins (pins 20, 21, and 22) are connected together inside the MPQ8873. The output capacitors should be placed as close to the chip as possible, with a short return path to the ground plane. In addition, connect a bypass capacitor from PVOUT to PGND2 to reduce noise. Place this capacitor as close to PVOUT as possible. The output voltage (Vout) is supplied by the PVOUT pin.
		Feedback input. Two modes are available for the VFB pin via the I <sup>2</sup> C:
23	VFB	<ol> <li>No connection. Leave this pin floating.</li> <li>Tie this pin to the internal error amplifier's feedback input, which is also connected to the tap of the internal PVOUT resistor divider. To improve system stability, add an external RC compensation network from PVOUT to this pin. The external compensation network should be placed as close to the chip as possible. If the external compensation is not used, leave this pin floating.</li> </ol>
24	PG	<b>Power good indicator</b> . This pin is an open-drain status pin that indicates if the output voltage ( $V_{OUT}$ ) is within its allowable window. Connect PG to VCC with a resistor (e.g. $100k\Omega$ ). After soft start ends, the PG pin asserts low when $V_{OUT}$ is not within the allowable window. Float this pin if it is not used.



Supply voltage (V<sub>IN</sub>)

## **ABSOLUTE MAXIMUM RATINGS (1)** PVIN, PVOUT (V<sub>IN</sub>, V<sub>OUT</sub>).....-0.3V to +42V $V_{SW1}$ ......-0.3V to PVIN + 0.3V V<sub>SW2</sub>.....--0.3V to PVOUT + 0.3V $V_{BST1}$ .....( $V_{SW1}$ - 0.3V) to ( $V_{SW1}$ + 5.5V) $V_{BST2}$ .....( $V_{SW2}$ - 0.3V) to ( $V_{SW2}$ + 5.5V) All other pins .....-0.3V to +5.5V Continuous power dissipation ( $T_A = 25$ °C) (2) Junction temperature ......150°C Lead temperature ......260°C Storage temperature ..... -65°C to +150°C Electrostatic Discharge (ESD) Ratings Human body model (HBM) ..... ±2000V Charged device model (CDM) ..... ±750V **Recommended Operating Conditions**

Normal input mode......4.5V to 36V

Thermal Resistance	$oldsymbol{ heta}$ JA	$\boldsymbol{\theta}$ JC	
QFN-34 (4mmx5mm)			
JESD51-7 (3)	. 38	8	. °C/W
EVQ8873-VE-00A (4)	. 31	8	. °C/W

#### Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature,  $T_J$  (MAX), the junction-to-ambient thermal resistance,  $\theta_{JA}$ , and the ambient temperature,  $T_A$ . The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_D$  (MAX) =  $(T_J$  (MAX)  $T_A$ ) /  $\theta_{JA}$ . Exceeding the maximum allowable power dissipation can cause excessive die temperature, and the regulator may go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) Measured on JESD51-7, 4-layer PCB. The value of  $\theta_{JA}$  given in this table is only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.
- Measured on EVQ8873-VE-00A, 4-layer, 9cmx9cm PCB, 2oz copper.

3/15/2021



### **ELECTRICAL CHARACTERISTICS**

Typical values are at  $V_{IN}$  = 12V,  $V_{EN}$  = 2V,  $T_J$  = 25°C, all voltages with respect to ground, unless otherwise noted. Minimum and maximum values are at  $V_{IN}$  = 12V,  $V_{EN}$  = 2V,  $T_J$  = -40°C to +150°C, all voltages with respect to ground, guaranteed by characterization, unless otherwise noted.

Parameters	Symbol	Condition		Min	Тур	Max	Units
Input Supply Voltage						•	
Input operating range	VIN	Normal input mode		4.5		36	V
Input operating range	VIN	Low input mode, V <sub>CC</sub> ≥ 2.5V		2.2		36	V
Input under-voltage lockout (UVLO)	$V_{IN\_UVLO}$	Normal input mode, V <sub>IN</sub> falling	g edge	3.2	3.6	4.2	V
threshold	1114_0720	Low input mode, V <sub>IN</sub> falling ed	lge	1.8	2.0	2.2	V
Input UVLO hysteresis	V <sub>IN_UVLO_HYS</sub>	Normal input mode			250		mV
input 0 v LO nysteresis	V IN_UVLO_HYS	Low input mode			225		1117
Minimum input start-up voltage (7)	V <sub>IN_STARTUP</sub>	Low input mode, V <sub>IN</sub> rising ed VCC is powered from V <sub>IN</sub> , I <sub>CC</sub>				3	V
Input Supply Current							
		$V_{EN} = 0V$ , $T_J = 25$ °C			5		
Shutdown current	I <sub>IN_SD</sub>	$V_{EN} = 0V$ , $T_J = -40$ °C to +150°			25	μA	
Normal quiescent	l	$V_{IN} = 12V$ , no switching $V_{IN} = 24V$ , no switching			180	500	μA
current	In_q_nor				180	500	μA
Fault quiescent current	I <sub>IN_Q_FLT</sub>	Fault latch condition			180	500	μΑ
		V <sub>IN</sub> = 12V, V <sub>OUT</sub> = 11.5V, no load, buck-boost mode, SW1/SW2 switching	FCCM		33		
Normal active current			DCM		0.31		mA
(6)	IQ_ACT_NOR	V <sub>IN</sub> = 24V, V <sub>OUT</sub> = 11.5V,	FCCM		25		
		no load, buck mode, SW1 switching	DCM		0.4		-
VCC Regulator							
Regulator output	V <sub>CC</sub>	$V_{IN} = 12V$ , $V_{OUT} = 5V$ , $I_{CC} = 1r$	nA	4.85	5.1	5.35	V
voltage	V CC	$V_{IN} = 3V$ , $V_{OUT} = 5V$ , $I_{CC} = 1m$ .	A	4.65	4.85		V
VCC line regulation		$V_{IN} = 5.5V \text{ to } 36V, I_{CC} = 1\text{mA}$		-0.5		+0.5	%
VCC load regulation		I <sub>CC</sub> = 1mA to 30mA		-0.7		+0.7	%
Dropout voltage	VCC <sub>DRV</sub>	V <sub>IN</sub> = 2.7V, V <sub>OUT</sub> = 2.5V, I <sub>CC</sub> = 5mA			100	220	mV
Dropout voltage	OUIT VOITAGE VCCDRV		2.7V, V <sub>IN</sub> = 2.5V, I <sub>CC</sub> = 5mA		80	500	mV
Short-circuit current limitation	Icc_max	Vcc = 0V		40	60	100	mA



Typical values are at  $V_{IN} = 12V$ ,  $V_{EN} = 2V$ ,  $T_J = 25^{\circ}C$ , all voltages with respect to ground, unless otherwise noted. Minimum and maximum values are at  $V_{IN} = 12V$ ,  $V_{EN} = 2V$ ,  $T_J = -40^{\circ}C$  to +150°C, all voltages with respect to ground, guaranteed by characterization, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
VCC Regulator	-	•	J.		ı	
VCC UVLO threshold	VCC <sub>UVLO</sub>	Normal input mode, VCC falling edge	3.2	3.4	3.6	V
VOC OVEC UNCSHOID	VOCUVLO	Low input mode, VCC falling edge	2.1	2.25	2.4	V
VCC UVLO hysteresis	VCCuvlo_HYS			350		mV
Oscillator						
Switching frequency range (5)	fsw		200		1000	kHz
Frequency PLL accuracy (6)		fsw = default value in OTP register 0x03h, bits[5:0]	-15		+15	%
Minimum on time (7)	ton_min			100		ns
Minimum off time (7)	to==	Buck mode		90		ns
Willimitati on time .	t <sub>OFF_MIN</sub>	Boost mode		180		ns
Synchronization frequency range	f <sub>SYNC</sub>	Sync clock input mode	250		1000	kHz
SYNC input logic high threshold	Vsync_in_h	V <sub>SYNC</sub> rising edge	1.4			V
SYNC input logic low threshold	Vsync_in_l	V <sub>SYNC</sub> falling edge			0.5	V
SYNC input minimal logic high pulse width	tsync_in_pw_min		200			ns
SYNC output logic high (7)	Vsync_out_h			Vcc		
SYNC output logic low (7)	Vsync_out_l				0.3	V
SYNC output duty cycle	D <sub>SYNC_OUT</sub>			50		%
Frequency Spread Spectrum						
Spread spectrum modulation frequency spread range (5)	f <sub>FSS</sub>		±3%		±30%	fsw
Spread spectrum modulation frequency range <sup>(5)</sup>	f <sub>FSSM</sub>		0.25		8	kHz
Enable						
Logic enable threshold	$V_{EN\_LOGIC}$		0.5	0.85	1.15	V
System enable threshold	V <sub>EN_ON</sub>	V <sub>EN</sub> rising edge	1.4	1.55	1.7	V
Pull-up hysteresis current	I <sub>EN_HYS</sub>	After converter works		1.3		μΑ
Hysteresis voltage	V <sub>EN_SYS</sub>			150		mV
Bootstrap						
Biased voltage for the high-	V <sub>BST1</sub> - V <sub>SW1</sub>	Vcc = 5V	4.3	4.7	5.1	
side driver (Q1/Q3)	V <sub>BST1</sub> - V <sub>SW1</sub>	Low input mode,	1.6			V
, ,	V <sub>BST2</sub> - V <sub>SW2</sub>	Vcc = 2.55V	1.4			1
UVLO of BST	VBST1/2_UVLO	V <sub>BST1/2</sub> - V <sub>SW1/2</sub> falling edge	1.1	1.6	2.1	V
UVLO hysteretic of BST	V <sub>BST1/2_UVLO_HYS</sub>	, J		80		mV
•	_ ==	1	l	l	l	l



Typical values are at  $V_{IN} = 12V$ ,  $V_{EN} = 2V$ ,  $T_J = 25^{\circ}C$ , all voltages with respect to ground, unless otherwise noted. Minimum and maximum values are at  $V_{IN} = 12V$ ,  $V_{EN} = 2V$ ,  $T_J = -40^{\circ}C$  to  $+150^{\circ}C$ , all voltages with respect to ground, guaranteed by characterization, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units	
Power Switches							
		V <sub>CC</sub> = 5V, T <sub>J</sub> = 25°C		10	20	0	
		$V_{CC} = 5V$ , $T_J = -40^{\circ}C$ to $+150^{\circ}C$		10	25	mΩ	
Main switch (Q1/Q3) on resistance	Rds(on)_main	Low input mode, Vcc = 2.55V, T <sub>J</sub> = 25°C		15	20	- mΩ	
		Low input mode, $V_{CC} = 2.55V$ , $T_J = -40$ °C to $+150$ °C		15	30	11122	
		Vcc = 5V, T <sub>J</sub> = 25°C		25	40	mΩ	
Cunabranaua raatifiar		$V_{CC} = 5V$ , $T_J = -40$ °C to +150°C		25	50	11122	
Synchronous rectifier switch (Q2/Q4) on resistance	Rds(on)_sr	Low input mode, V <sub>CC</sub> = 2.55V, T <sub>J</sub> = 25°C		35	45	mΩ	
on resistance		Low input mode, $V_{CC} = 2.55V$ , $T_J = -40^{\circ}C$ to $+150^{\circ}C$		35	60		
	nt Isw_LKG	V <sub>SW1/SW2</sub> = 36V, T <sub>J</sub> = 25°C	1		1		
Switch leakage current		$V_{SW1/SW2} = 36V,$ $T_J = -40^{\circ}C$ to +150°C			20	μA	
Peak current limit range	I <sub>LIMIT_PK</sub>	I <sub>L</sub> rising edge	2		7	А	
Peak current limit accuracy <sup>(6)</sup>		ILIMT_PK = 7A	7			А	
Reverse current limit range (5)	I <sub>LIMIT_RV</sub>	FCCM, I∟ falling edge	-2.5		-4.7	А	
Reverse current limit		$I_{\text{LIMT}_{RV}} = -2.5A$	-1.8	-2.5	-3.5	Δ.	
accuracy		ILIMT_RV = -4.7A	-3.8	-4.7	-6.5	A	
Valley current limit range	ILIMIT_VL	OC fault triggers	1		6	А	
Valley current limit		$I_{\text{LIMT\_VL}} = 6A, I_{\text{LIMT\_RV}} = -2.5A$	4.64	6	7.36	^	
accuracy (6)		ILIMT_VL = 6A, ILIMT_RV = -4.7A	3.6	5	6.4	A	
Zero-current detection (ZCD) threshold	Izco	DCM, I∟ falling edge		100		mA	
Switching slew rate range	SR <sub>R</sub>	V <sub>SW1/2</sub> rising edge	1		2	V/ns	
(5)	SRF	V <sub>SW1/2</sub> falling edge	1		2	V/ns	



Typical values are at  $V_{IN} = 12V$ ,  $V_{EN} = 2V$ ,  $T_J = 25^{\circ}C$ , all voltages with respect to ground, unless otherwise noted. Minimum and maximum values are at  $V_{IN} = 12V$ ,  $V_{EN} = 2V$ ,  $T_J = -40^{\circ}C$  to  $+150^{\circ}C$ , all voltages with respect to ground, guaranteed by characterization, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
Output Voltage Regulation						
Output voltage range	V <sub>OUT</sub>		0.5		30	V
PVOUT leakage current	I <sub>OUT_LKG</sub>	$V_{IN} = V_{EN} = 0V$ , $V_{OUT} = 12V$		20	60	μΑ
Deference voltage range (5)	\/	Normal input mode	0.5		2.0	V
Reference voltage range (5)	$V_{REF}$	Low-input mode	0.5		1.2	V
		$V_{REF} = 0.5V, 1.2V, 1.5V, or 2V;$ $T_J = 25^{\circ}C$	-2		+2	
Reference voltage accuracy		$V_{REF} = 0.5V, 1.2V, 1.5V, or 2V;$ $T_J = -40^{\circ}C \text{ to } +125^{\circ}C^{(7)}$	-2.5		+2.5	%
		$V_{REF} = 0.5V$ , 1.2V, 1.5V, or 2V; $T_{J} = -40$ °C to +150°C	-3		+3	
Output divider ratio range (5)	V <sub>REF</sub> / V <sub>OUT</sub>		1/30		1	
Dynamic adjustment step interval range (5)	t <sub>DV_STEP</sub>		20		166.67	μs
Dynamic adjustment step interval accuracy <sup>(6)</sup>		t <sub>DV_STEP</sub> = default value in OTP register 0x01h, bits[4:3]	-15		+15	%
VFB current	I <sub>FB</sub>	V <sub>FB</sub> = 2V	-100		+100	nA



Typical values are at  $V_{IN} = 12V$ ,  $V_{EN} = 2V$ ,  $T_J = 25$ °C, all voltages with respect to ground, unless otherwise noted. Minimum and maximum values are at  $V_{IN}$  = 12V,  $V_{EN}$  = 2V,  $T_J$  = -40°C to +150°C, all voltages with respect to ground, guaranteed by characterization, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
Buck-Boost Converter						
Boost out threshold range (5)	V <sub>IN_BST_OUT</sub>	V <sub>IN</sub> rising edge	0.7		0.9	Vouт
Boost out threshold accuracy		Vout = 12V	-0.04		+0.04	Vоит
Boost transition hysteresis range (5)	VIN_BST_HYS		0.05		0.125	Vouт
Boost transition hysteresis accuracy		V <sub>OUT</sub> = 12V	-0.03		+0.03	Vouт
Buck in threshold range (5)	VIN_BK_IN	V <sub>IN</sub> rising edge	1.1		1.3	Vouт
Buck in threshold accuracy		V <sub>OUT</sub> = 12V	-0.04		+0.04	Vout
Buck transition hysteresis range (5)	V <sub>IN_BK_HYS</sub>		0.05		0.125	V <sub>OUT</sub>
Buck transition hysteresis accuracy		V <sub>OUT</sub> = 12V	-0.03		+0.03	V <sub>OUT</sub>
Constant-on-time (COT) range of the boost switch in buck-boost mode (5)	t <sub>BST_</sub> ON		0.2		0.5	tsw
Input Over-Voltage Protection (OVF	P)				•	
Input OVP threshold range (5)	V <sub>IN_OVP</sub>	V <sub>IN</sub> rising edge	11		33	V
Input OVP threshold accuracy			-10		+10	%
Input OVP hysteresis range (5)	VIN_OVP_HYS		0.03		0.05	VIN
Input OVP hysteresis accuracy			-0.02		+0.02	V <sub>IN</sub>
Output OVP						
Output OVP threshold range (5)	V <sub>OUT_OVP</sub>	Vout rising edge	1.1		1.3	V <sub>REF</sub>
Output OVP threshold accuracy			-0.05		+0.05	$V_{REF}$
Output OVP recovery threshold range (5)	VOUT_OVP_REC	V <sub>оит</sub> falling edge	1		1.05	V <sub>REF</sub>
Output OVP recovery threshold accuracy			-0.04		+0.04	V <sub>REF</sub>
Over-Current Protection (OCP)						
OC fault activation delay time range	tocp_delay	Consecutive switching count when COMP level is too high	32		256	tsw
Output Under-Voltage Protection (U	JVP)					
Output under-voltage (UV) threshold range (5)	Vout_uvp	Vоит falling edge	0.5		0.75	V <sub>REF</sub>
Output UV threshold accuracy			-0.04		+0.04	$V_{REF}$
Output UV fault activation delay time (5) (7)	tuvp_delay	Consecutive switching count when Vout < Vout_uvp	2		16	tsw



Typical values are at  $V_{IN}=12V$ ,  $V_{EN}=2V$ ,  $T_J=25^{\circ}C$ , all voltages with respect to ground, unless otherwise noted. Minimum and maximum values are at  $V_{IN}=12V$ ,  $V_{EN}=2V$ ,  $T_J=-40^{\circ}C$  to  $+150^{\circ}C$ , all voltages with respect to ground, guaranteed by characterization, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
Thermal Shutdown						
Thermal shutdown threshold range (5) (7)	T <sub>SD</sub>	T <sub>J</sub> rising	150		170	°C
Thermal shutdown hysteresis range (5) (7)	T <sub>HYS</sub>		25		75	°C
Fault Recovery Timer						
Auto-recovery delay time range (5) (7)	t <sub>FLT_REC</sub>	Fault recovery mode is activated, except T <sub>SD</sub>	2		16	ms
Fault reset delay timer (7)	t <sub>FLT_RST</sub>	After soft start ends during a recovery cycle, consecutive switching count when no fault is detected		30		μs
Power Good Indicator (Open-Drain)	)					
Power good (PG) high limit range (5)	V <sub>OUT_PG_H</sub>	V <sub>OUT</sub> rising edge	1.12		1.17	$V_{REF}$
PG high limit accuracy			-0.04		+0.04	$V_{REF}$
PG high limit hysteresis range (5)	Vout_pg_h_hys		0.04		0.06	$V_{REF}$
PG high limit hysteresis accuracy			-0.02		+0.02	$V_{REF}$
PG low limit range (5)	V <sub>OUT_PG_L</sub>	V <sub>OUT</sub> falling edge	0.85		0.9	$V_{REF}$
PG low limit accuracy (6)			0.86	0.9	0.94	$V_{REF}$
PG low limit hysteresis range (5)	Vout_pg_l_hys		0.04		0.06	$V_{REF}$
PG low limit hysteresis accuracy			-0.02		+0.02	$V_{REF}$
PG output low voltage	$V_{PG\_L}$	I <sub>PG_SINK</sub> = 200µA			0.4	V
PG leakage current	I <sub>PG_LKG</sub>	$V_{PG} = 5V$			1	μΑ
PG flip-flop delay timer	t <sub>PG_DELAY</sub>	After soft start ends, consecutive switching count when V <sub>OUT</sub> is in or not in regulation		30		μs

#### Notes:

- 5) Configurable via the I2C interface.
- 6) Not tested across the entire range, and only guaranteed for the specified default option configured in the OTP register.
- 7) Guaranteed by design and characterization. Not tested in production.




### I<sup>2</sup>C INTERFACE ELECTRICAL CHARACTERISTICS

Typical values are at  $V_{IN}=12V$ ,  $V_{EN}=2V$ ,  $T_{J}=25^{\circ}C$ . Minimum and maximum values are at  $V_{IN}=12V$ ,  $V_{EN}=2V$ ,  $T_{J}=-40^{\circ}C$  to +150°C, guaranteed by characterization. All voltages with respect to ground, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
SCL/SDA input logic low	VIL		0		0.8	V
SCL/SDA input logic high	V <sub>IH</sub>		1.5			V
SCL/SDA output logic low	Vol	I <sub>LOAD</sub> = 3mA			0.4	V
SCL clock frequency	f <sub>SCL</sub>				400	kHz
SCL high time	tніgн		0.6			μs
SCL low time	t <sub>LOW</sub>		1.3		1.67	μs
Data set-up time	tsu_dat		100			ns
Data hold time	thd_dat		0.25		0.9	μs
Set-up time for repeated start	tsu_sta		0.6			μs
Hold time for start	thd_sta		0.6			μs
Bus free time between a start and stop condition	t <sub>BUF</sub>		1.3			μs
Set-up time for stop condition	t <sub>SU_STO</sub>		0.6			μs
SCL/SDA rise time	t <sub>R</sub>		20 + 0.1 x C <sub>B</sub>		300	ns
SCL/SDA fall time	t <sub>F</sub>		20 + 0.1 x Св		300	ns
Pulse width of suppressed spike	tsp		0		50	ns
Capacitance bus for each bus line	Св				400	рF

## I<sup>2</sup>C-COMPATIBLE INTERFACE TIMING DIAGRAM



S = Start Condition

Sr = Repeated Start Condition


P = Stop Condition


3/15/2021





#### TYPICAL CHARACTERISTICS


 $V_{IN} = 12V$ ,  $T_J = -40$ °C to +150°C, unless otherwise noted.
















1.8

1.7

1.6

1.5

1.4

1.3


1.21.1

-50 -25

BST<sub>1/2\_UVLO</sub> (V)


## TYPICAL CHARACTERISTICS (continued)

 $V_{IN} = 12V$ ,  $T_J = -40$ °C to +150°C, unless otherwise noted.




**BST UVLO vs. Temperature** 





# Main Switch (Q1/Q3) R<sub>DS(ON)</sub> vs. Temperature




# Main Switch (Q1/Q3) R<sub>DS(ON)</sub> vs. Temperature


50

TEMPERATURE (°C)

25



# Synchronous Rectifier Switch (Q2/Q4) R<sub>DS(ON)</sub> vs. Temperature



Rising


Falling

75 100 125 150




 $V_{IN} = 12V$ ,  $T_J = -40$ °C to +150°C, unless otherwise noted.


### **Synchronous Rectifier Switch** (Q2/Q4) R<sub>DS(ON)</sub> vs. Temperature $\dot{V}_{CC} = 2.55V$




### Reverse Current Limit vs. **Temperature**




# Reference Voltage vs. Temperature




# **Reverse Current Limit vs. Temperature**



# **ZCD Current vs. Temperature**




# Reference Voltage vs. Temperature






 $V_{IN} = 12V$ ,  $T_J = -40$ °C to +150°C, unless otherwise noted.


# Dynamic Adjustment Step Interval vs. Temperature




# **Boost Transition Hysteresis vs. Temperature**




# **Buck Transition Hysteresis vs. Temperature**




### **Boost Out Threshold vs. Temperature**



### **Buck In Threshold vs. Temperature**




# Input OVP Threshold vs. Temperature






 $V_{IN} = 12V$ ,  $T_J = -40$ °C to +150°C, unless otherwise noted.


# Output OVP Threshold vs. Temperature




# PG High Limit Threshold vs. Temperature




# PG Low Limit Threshold vs. Temperature




# Output UVP Threshold vs. Temperature



# PG High Limit Hysteresis vs. Temperature




# PG Low Limit Hysteresis vs. Temperature





### TYPICAL PERFORMANCE CHARACTERISTICS


 $V_{IN}$  = 13.5V,  $V_{OUT}$  = 11.5V, L = 10 $\mu$ H,  $C_{OUT}$  = 40 $\mu$ F,  $f_{SW}$  = 450kHz, FCCM,  $T_A$  = 25°C, unless otherwise noted.



© 2021 MPS. All Rights Reserved.




 $V_{IN} = 13.5V$ ,  $V_{OUT} = 11.5V$ ,  $L = 10\mu H$ ,  $C_{OUT} = 40\mu F$ ,  $f_{SW} = 450 kHz$ , FCCM,  $T_A = 25^{\circ}C$ , unless otherwise noted.




© 2021 MPS. All Rights Reserved.




 $V_{\text{IN}}$  = 13.5V,  $V_{\text{OUT}}$  = 11.5V, L = 10 $\mu$ H,  $C_{\text{OUT}}$  = 40 $\mu$ F,  $f_{\text{SW}}$  = 450kHz, FCCM,  $T_{\text{A}}$  = 25°C, unless otherwise noted.






# Case Temperature Rise vs. Load Current






 $V_{\text{IN}}$  = 13.5V,  $V_{\text{OUT}}$  = 11.5V, L = 10 $\mu$ H,  $C_{\text{OUT}}$  = 40 $\mu$ F,  $f_{\text{SW}}$  = 450kHz, FCCM,  $T_{\text{A}}$  = 25°C, unless otherwise noted.






 $V_{IN} = 13.5V$ ,  $V_{OUT} = 11.5V$ ,  $L = 10\mu H$ ,  $C_{OUT} = 40\mu F$ ,  $f_{SW} = 450 kHz$ , FCCM,  $T_A = 25$ °C, unless otherwise noted.






 $V_{\text{IN}}$  = 13.5V,  $V_{\text{OUT}}$  = 11.5V, L = 10 $\mu$ H,  $C_{\text{OUT}}$  = 40 $\mu$ F,  $f_{\text{SW}}$  = 450kHz, FCCM,  $T_{\text{A}}$  = 25°C, unless otherwise noted.






 $V_{IN} = 13.5V$ ,  $V_{OUT} = 11.5V$ ,  $L = 10\mu H$ ,  $C_{OUT} = 40\mu F$ ,  $f_{SW} = 450 kHz$ , FCCM,  $T_A = 25$ °C, unless otherwise noted.



26




 $V_{\text{IN}}$  = 13.5V,  $V_{\text{OUT}}$  = 11.5V, L = 10 $\mu$ H,  $C_{\text{OUT}}$  = 40 $\mu$ F,  $f_{\text{SW}}$  = 450kHz, FCCM,  $T_{\text{A}}$  = 25°C, unless otherwise noted.





 $V_{\text{IN}}$  = 13.5V,  $V_{\text{OUT}}$  = 11.5V, L = 10 $\mu$ H,  $C_{\text{OUT}}$  = 40 $\mu$ F,  $f_{\text{SW}}$  = 450kHz, FCCM,  $T_{\text{A}}$  = 25°C, unless otherwise noted.






 $V_{IN}$  = 12V,  $V_{OUT}$  = 11.5V,  $I_{OUT}$  = 3A, L = 10 $\mu$ H,  $f_{SW}$  = 450kHz, in buck-boost mode, with EMI filters and FSS enabled,  $T_A$  = 25°C, unless otherwise noted. (8)


### CISPR25 Class 5 Peak Conducted Emissions

150kHz to 108MHz




# CISPR25 Class 5 Average Conducted Emissions

150kHz to 108MHz




### CISPR25 Class 5 Peak Radiated Emissions

150kHz to 30MHz




#### CISPR25 Class 5 Average Radiated Emissions

150kHz to 30MHz




### CISPR25 Class 5 Peak Radiated Emissions

Horizontal, 30MHz to 200MHz



# CISPR25 Class 5 Average Radiated Emissions

Horizontal, 30MHz to 200MHz



#### Notes:


8) The EMC test results are based on the application circuit with EMI filters (see Figure 34 on page 63).



 $V_{IN}$  = 12V,  $V_{OUT}$  = 11.5V,  $I_{OUT}$  = 3A, L = 10 $\mu$ H,  $f_{SW}$  = 450kHz, in Buck-boost mode, with EMI filters and FSS enabled,  $T_A$  = 25°C, unless otherwise noted.


### CISPR25 Class 5 Peak Radiated Emissions

Vertical, 30MHz to 200MHz




# CISPR25 Class 5 Average Radiated Emissions

Vertical, 30MHz to 200MHz




### CISPR25 Class 5 Peak Radiated Emissions

Horizontal, 200MHz to 1GHz




# CISPR25 Class 5 Average Radiated Emissions

Horizontal, 200MHz to 1GHz




### CISPR25 Class 5 Peak Radiated Emissions

Vertical, 200MHz to 1GHz




# CISPR25 Class 5 Average Radiated Emissions

Vertical, 200MHz to 1GHz





### **FUNCTIONAL BLOCK DIAGRAM**



**Figure 1: Functional Block Diagram** 



#### **OPERATION**

The MPQ8873 is a 36V, monolithic, synchronous buck-boost DC/DC converter with a 2.2V to 36V input voltage range. The wide input voltage ( $V_{IN}$ ) range makes it well-suited to multi-purpose automotive and industrial applications.

Four integrated, low-resistance N-channel MOSFETs minimize the size of external circuitry. These N-channel MOSFETs also allow the converter to regulate the output voltage ( $V_{\text{OUT}}$ ) when  $V_{\text{IN}}$  is above, below, or equal to  $V_{\text{OUT}}$ . The flexible topology transitions reduce power loss to maximize efficiency.

In addition, the proprietary constant-on-time (COT) control algorithm ensures seamless transitions between the adjacent operational regions. The MPQ8873 can operate across a wide 200kHz to 1MHz switching frequency range. This allows applications to be optimized for board size, efficiency, and EMI performance. Most of the electrical characteristics can be configured by accessing the related internal registers via the device's I<sup>2</sup>C interface.

### **VCC** Regulator

In normal operation, an internal low-dropout (LDO) regulator outputs a nominal 5V VCC supply from PVIN. This supplies power to both control blocks and the four MOSFETs' gate drivers. The VCC regulator has a 60mA current limit to prevent short circuiting the VCC rail. Add a 1 $\mu$ F to 10 $\mu$ F, low-ESR ceramic capacitor to act as the bypass capacitor from VCC to AGND.

The VCC supply cannot maintain a 5V output once PVIN drops below 5V. If PVOUT is sufficient for the VCC power supply (e.g. in boost mode), the reserved 4.55V regulator takes over the VCC supply from PVOUT.

VCC must exceed 2.25V for applications where  $V_{\text{IN}}$  goes down to 2.2V.

#### Internal Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) is implemented to avoid the chip (or some blocks) from operating at an insufficient supply voltage. The MPQ8873 incorporates three internal, fixed UVLO comparators to monitor PVIN, VCC, and BST.

There are two PVIN input ranges that can be selected by the I<sup>2</sup>C interface: 4.5V to 36V for normal input mode, and 2.2V to 36V for low input mode. The PVIN/VCC UVLO levels are not identical when there are different input voltage ranges.

The chip is disabled immediately if either the PVIN voltage ( $V_{IN}$ ) or VCC voltage ( $V_{CC}$ ) falls below its respective UVLO threshold. The I<sup>2</sup>C interface cannot work if VCC is not valid.

If  $V_{\text{IN}}$  falls below its UVLO threshold, all switching actions are disabled. Then the COMP voltage is pulled down until  $V_{\text{IN}}$  exceeds the start-up voltage.

Similarly, if  $V_{CC}$  drops below its UVLO threshold, chip stops switching and then the COMP voltage is pulled down until  $V_{CC}$  rises up again.

Since  $V_{CC}$  is the internal LDO output from PVIN (or PVOUT in some cases), the actual  $V_{CC}$  is determined by  $V_{IN}$  and the dropout voltage of the VCC regulator. The dropout voltage depends on the load current drawn from VCC. In scenarios with a higher switching frequency or larger FET driving capacity demand, the VCC regulator dropout voltage can rise. This means that  $V_{CC}$  can reach its UVLO threshold before the PVIN pin drops below its UVLO threshold.

BST UVLO indicates that there is inadequate driving capacity for the high-side MOSFET (HSFET). Under this circumstance, the chip stops the HS-FET from switching and pulls down COMP. The bootstrap charger conducts the low-side MOSFETs (LS-FETs) to charge up the BST voltage. The converter restarts with soft start when the BST voltage (VBST) exceeds its UVLO threshold.

### On/Off Control and Custom Input Under-Voltage Lockout (UVLO)

When EN is driven above its logic threshold (typically 0.85V), the VCC regulator is activated. Once VCC exceeds the VCC UVLO threshold, it starts to provide power to the internal control circuitry. Then the integrated EN comparator begins working.

If the EN voltage exceeds the comparator's upper threshold (typically 1.55V), the converter is enabled and soft start begins. If EN drops below the comparator's lower threshold, the converter stops switching. The VCC regulator and control circuitry continue working until the EN pin is pulled below its logic threshold (<0.5V). Then the MPQ8873 shuts down and consumes very little input current. The total supply current is reduced to  $<25\mu$ A.

In addition to serving as normal on/off logic control, the integrated EN comparator can set the EN pin to a custom input UVLO threshold by adding an external resistor divider from PVIN to GND (see Figure 2).




Figure 2: Custom Input UVLO Set by EN

The EN voltage is set via the resistor divider ratio from PVIN. When EN reaches 1.55V (the rising UVLO threshold of the integrated EN comparator), the converter starts switching. Meanwhile, an internal 1.3µA pull-up current source is enabled to source current from the EN pin.

To disable the converter when  $V_{\text{IN}}$  drops, the EN voltage must drop below the UVLO threshold of the EN comparator. This means  $V_{\text{IN}}$  must fall enough to overcome the hysteresis from the 1.3µA pull-up current, as well as the inherent 150mV hysteresis of the EN comparator. As a result, the actual hysteresis can be set independently without changing the rising UVLO threshold.

In addition to the EN logic, the converter can be turned on/off via the I<sup>2</sup>C interface. Set register 01h, bit[7] to 1 to turn the MPQ8873 on; set it to 0 to turn the MPQ8873 off.

### **Constant-On-Time (COT) Control**

The MPQ8873 employs constant-on-time (COT) control to achieve fast load transient response. Figure 3 shows the COT control block diagram.




Figure 3: COT Control

The operational error amplifier (EA) corrects any error voltage between V<sub>FB</sub> and V<sub>REF</sub>. With the help of the EA, the MPQ8873 can provide excellent load regulation across the entire load range, regardless of whether the device operates in forced continuous conduction mode (FCCM) or discontinuous conduction mode (DCM). also features internal lt compensation. The adaptive internal ramp is optimized so that the converter is stable across the entire operating voltage range, with proper design of the external components. Figure 4 shows how the switching cycle is generated.




Figure 4: Switching Cycle Generation

The EA corrects the error between  $V_{FB}$  and  $V_{REF}$  to output a fairly smooth DC voltage ( $V_{COMP}$ ). The internal ramp compensation is added to  $V_{COMP}$ . The combined  $V_{COMP}$  is compared to the inductor current ( $I_L$ ).

When  $I_L$  drops below the combined  $V_{COMP}$ , the set comparator outputs a SET signal to begin a new switching cycle. The converter's on time is fixed and determined by  $V_{IN}$ ,  $V_{OUT}$ , and the selected switching frequency ( $f_{SW}$ ). Once the on interval elapses, the main MOSFET turns off. Then the coupled synchronous rectifier (SR) switch turns on after a dead time to avoid shoot-through.

In FCCM, the SR switch remains on until the next SET signal comes or the reverse current limit is triggered. By repeating this operation, the MPQ8873 regulates  $V_{\text{OUT}}$ .

#### **Four-Switch Power Converter**

Figure 5 shows the topology of the four-switch power converter, which is comprised of four N-channel MOSFETs. Q1 and Q3 work as the main switches, while Q2 and Q4 act as the SR switches. The switches are properly controlled so that transitions between buck, buck-boost, and boost mode are continuous according to  $V_{\text{IN}}$  and  $V_{\text{OUT}}$ .




Figure 5: Four-Switch Power Converter

When stepping down from a higher  $V_{\text{IN}}$  to a lower  $V_{\text{OUT}}$ , the converter operates in buck mode (see Figure 6 and Figure 7). Q4 remains on and Q3 remains off for the entire switching cycle. Q1 and Q2 switch alternately, and behave like a typical synchronous buck converter. Q1's on time is fixed, and the off time can be adjusted via the control algorithm. Figure 6 shows buck mode in FCCM.




Figure 6: Buck Mode in FCCM

Figure 7 shows buck mode in DCM.




Figure 7: Buck Mode in DCM

If  $V_{\text{IN}}$  is close to  $V_{\text{OUT}}$ , the converter enters buck-boost mode (see Figure 8 and Figure 9). Q1 and Q2 still operate independently like a synchronous buck regulator. Q1's on time is fixed, and its off time can be adjusted by the control algorithm. Q3 switches on synchronously with Q1, and remains on for a constant duty cycle, which can be configured based on the switching frequency. Then Q3 turns off, and Q4 switches on.

When Q1 and Q4 are on at the same time, the voltage across inductor is the voltage difference between  $V_{\text{IN}}$  and  $V_{\text{OUT}}$ . This value is so low that  $I_{\text{L}}$  is smooth during this period.

Figure 8 shows buck-boost mode in FCCM when  $V_{\text{IN}}$  exceeds  $V_{\text{OUT}}$ .




Figure 8: Buck-Boost Mode in Normal FCCM  $(V_{IN} > V_{OUT})$ 

3/15/2021

Figure 9 shows buck-boost mode in DCM when V<sub>IN</sub> exceeds V<sub>OUT</sub>.




Figure 9: Buck-Boost Mode in Normal DCM (VIN >

Figure 10 shows buck-boost mode in FCCM when V<sub>OUT</sub> exceeds V<sub>IN</sub>.




Figure 10: Buck-Boost Mode in Normal FCCM  $(V_{IN} < V_{OUT})$ 

Figure 11 shows buck-boost mode in FCCM when Vout exceeds VIN.




Figure 11: Buck-Boost Mode in Normal DCM (VIN < Vout)

If  $V_{IN}$  is below  $V_{OUT}$ , the MPQ8873 operates in boost mode (see Figure 12 and Figure 13). Q1 remains on and Q2 remains off for the entire switching cycle. Q3 and Q4 are modulated to switch alternately, behaving like a typical synchronous boost regulator. Q3's on time is fixed, and its off time can be adjusted by the control algorithm.

Figure 12 shows boost mode in FCCM.




Figure 12: Boost Mode in FCCM

Figure 13 shows boost mode in DCM.




Figure 13: Boost Mode in DCM

The mode-to-mode transition is automatic by comparing the sensed  $V_{IN}$  and sensed  $V_{OUT}$ . Figure 14 shows the power converter's regions of operation.




Figure 14: Regions of Operation

If V<sub>IN</sub> is significantly lower than the sensed V<sub>OUT</sub>, the MPQ8873 works in boost mode. When VIN exceeds V<sub>BOOST OUT</sub>, the device transitions to buck-boost mode. If V<sub>IN</sub> reaches V<sub>BUCK IN</sub>, then buck mode is activated. Alternately, if V<sub>IN</sub> drops from a higher value to a lower one, the converter operates in buck mode, buck-boost mode, and boost mode successively.

To avoid unexpected, repetitive mode transitions when  $V_{\text{IN}}$  is close to the critical status between adjacent regions, there is a transition threshold hysteresis.

### **Bootstrap and Floating Driver**

The bootstrap circuitry drives the high-side N-channel MOSFETs (Q1 and Q4). The external flying capacitors are charged up to maintain a sufficient driving voltage above SW via the internal bootstrap regulators.

At start-up, the bootstrap pre-charge process starts before the converter is ready for normal operation. Both LS-FETs (Q2 and Q3) turn on to force SW1 and SW2 low, allowing the bootstrap regulators to charge the flying capacitors from the VCC supply via the BST1 and BST2 pins, respectively. If the current limit is triggered, the LS-FETs turn off. The LS-FETs may switch several times before building up enough driving voltage across the flying capacitors. Then soft start begins.

If the converter is operating in buck-boost mode, the flying BST capacitor can be charged while the corresponding LS-FET is conducted.

However, in buck mode and boost mode, one HS-FET remains on, and its relevant LS-FET remains off for the entire switching cycle. Under this condition, the BST capacitors can charge each other through the internal charge regulator.

#### **Error Amplifier**

The MPQ8873 integrates a high-performance operational amplifier to implement control loop compensation for stable  $V_{\text{OUT}}$  regulation (see Figure 15).




Figure 15: Compensation Network

Figure 15 shows the typical Type II compensation network that is fully integrated into the MPQ8873. Component values can be configured via the  $I^2C$  interface. Neither an external  $V_{\text{OUT}}$  sensing resistor divider or

compensation network components are required.

To optimize the converter's transient response, a Type III compensation network is also available. The Type III compensation network is comprised of the internal, existing Type II compensation network, plus an external RC compensation network tied between the PVOUT and VFB pins (see Figure 15). If a Type III compensation network or an external output voltage sensing resistor divider is required, set register 0Dh, bit[1] to 1.

#### Oscillator and Synchronization Input/Output

The MPQ8873 converter's switching frequency can be configured to be between 200kHz and 1MHz via the  $I^2C$  interface. The COT control algorithm determines the on time based on  $V_{IN}$ ,  $V_{OUT}$ , and the operating switching frequency.

For EMI-sensitive applications, the switching clock can be synchronized to an external clock applied SYNC signal to the pin synchronization input mode is enabled. The clock synchronization frequency between 250kHz and 1MHz, and must be 20% greater than the configured frequency set in the one-time programmable (OTP) memory. The square-wave amplitude should have a peak above 1.4V and a valley below 0.5V. The width of the synchronization pulse should be >200ns.

The MPQ8873 can operate in the designated switching frequency (via the I<sup>2</sup>C interface or external clock signal) in CCM or FCCM. Once the converter enters DCM, the switching frequency is self-adjusting based on the control algorithm.

The SYNC pin can also be configured to synchronized output mode. The MPQ8873 can output the internal clock with a 0° or 180° phase shift. For example, for a two-device system sharing a common input power supply, one MPQ8873 can output its clock signal with a 180° phase shift to synchronize to the other device's switching clock.

As a result, both devices can operate in the same frequency, but with a 180° phase difference to reduce the total input voltage/current ripple.

This allows a lower-value input bypass capacitor to be used. The output synchronization clock's duty cycle is constant at 50%.

### Frequency Spread Spectrum (FSS)

To further optimize EMI performance, the MPQ8873 features frequency spread spectrum (FSS) (see Figure 16).




Figure 16: Frequency Spread Spectrum

The reference frequency, as well as the FSS modulation range and cycle, are all set via the I<sup>2</sup>C interface. Once FSS is enabled, triangular frequency modulation varies the switching frequency between the same ratio, which is both higher and lower than the reference value. During a full modulation cycle, the switching frequency varies from the lowest to the highest value, then drops back to the lowest value.

If an external clock signal is applied to the SYNC pin in synchronized input mode, the FSS mechanism is invalid. Therefore, FSS is unavailable in synchronization input mode.

# Discontinuous Conduction Mode (DCM) and Forced Continuous Conduction Mode (FCCM) under Light Loads

In normal operation, the converter works in forced continuous conduction mode (FCCM) under heavier loads.  $I_L$  never drops to 0A during the switching cycle.  $f_{SW}$  is fairly constant, and can be configured via the  $I^2C$  interface.

When the load current drops or there is no load, the converter experiences a light-load or no-load condition. The MPQ8873 can operate in discontinuous conduction mode (DCM) or FCCM under light-load conditions.

DCM is applied to optimize efficiency under light-load or no-load conditions. While the synchronous rectifier (SR) turns on, the inductor current falls linearly. When the load current continues to decrease, the I<sub>L</sub> valley reaches 0A. If DCM is employed, the active SR switch stops switching once I<sub>L</sub> reaches 0A (see Figure 17).

This means that I<sub>L</sub> cannot drop to the negative

value, and the output capacitor cannot be discharged further.




Figure 17: DCM under Light-Load Conditions

Based on the COT control algorithm,  $I_L$  stops falling, but the combined  $V_{COMP}$  can rise up continually with the ramp compensation. When the combined  $V_{COMP}$  reaches  $I_L$ , a SET signal initiates a new switching cycle. In DCM,  $f_{SW}$  is self-adjusting and does not follow the switching frequency setting until the converter resumes FCCM with load increments.

When FCCM is enabled,  $I_L$  can drop to the negative value as long as the reverse current limit is not triggered (see Figure 18). The converter acts as it would with a heavy load, and can maintain  $f_{SW}$  to regulate  $V_{OUT}$ , regardless of the output current. FCCM results in a smaller output ripple, but has lower efficiency under light-load conditions.




Figure 18: FCCM under Light-Load Conditions

#### Soft Start

Once PVIN, VCC, and EN are all enabled, the converter begins switching, and the internal soft start is implemented.

The MPQ8873's built-in soft start (SS) ramps up the internal reference voltage ( $V_{REF}$ ) from 0V to the expected value with a controlled slew rate. This slew rate can be configured via the  $I^2C$  interface.  $V_{OUT}$  can ramp up slowly to prevent the converter's  $V_{OUT}$  from overshooting during start-up.

### **Dynamic Output Voltage Adjustment**

If the MPQ8873 operates in its normal input range (4.5V to 36V), V<sub>REF</sub> can be adjusted from 0.5V to 2.0V with a 10mV resolution. The converter features dynamic V<sub>OUT</sub> adjustments by changing V<sub>REF</sub> from the current value to the set value. V<sub>REF</sub> falls and rises in 10mV steps (see Figure 19 and Figure 20).

By controlling the time between steps using the I<sup>2</sup>C interface, the reference voltage variation slew rate can be adjusted. A longer time between steps results in a slower slew rate. Conversely, the slew rate increases by using a shorter time between steps. Figure 19 shows how V<sub>REF</sub> is adjusted while it increases.




Figure 19: VREF Adjustment (VREF Increasing)

Figure 20 shows how V<sub>REF</sub> is adjusted while it decreases.




Figure 20: VREF Adjustment (VREF Decreasing)

V<sub>OUT</sub> regulation is implemented by the converter control loop. The V<sub>OUT</sub> adjustment, like the V<sub>REF</sub> alteration, is dependent on the control loop stability. A slower slew rate helps achieve a smooth, monotonic V<sub>OUT</sub> adjustment.

#### Power Good (PG) Indicator

The PG pin is connected to the open drain of an internal MOSFET. PG should be connected to a voltage source through an external pull-up resistor to act as the power good (PG) indicator. The PG pin is pulled down to ground during soft start, or if V<sub>OUT</sub> is not within the allowable window. When V<sub>OUT</sub> is in regulation, the PG MOSFET turns off, and the PG pin can be pulled high to indicate a good output status. There is a delay time of about 30µs if the PG status flip flops.

The PG threshold and hysteresis can be configured via the I2C interface.

### Input Over-Voltage Protection (OVP)

If input over-voltage protection (OVP) is required, the chip can provide an input OVP threshold at 11V, 22V, or 33V. Once  $V_{\text{IN}}$ exceeds this threshold, the converter stops switching immediately and sets the input overvoltage (OV) fault flag. Once V<sub>IN</sub> returns to within the normal range, the MPQ8873 automatically resumes normal operation.

The user can enable input OVP and select the threshold/recovery hysteresis via the I2C interface.

### Output Over-Voltage Protection (OVP)

The MPQ8873 monitors Vout with the PVOUT pin. The VFB pin is connected to the tap of the internal output feedback resistor divider. If Vout exceeds the output OVP threshold, the converter stops switching immediately and an output OV fault is recorded.

There are two types of the optional output OVP modes: recoverable mode and latch-off mode.

The output OVP mode, threshold, and recovery hysteresis can be selected via the I<sup>2</sup>C interface.

### **Over-Current Protection (OCP)**

The MPQ8873 provides a peak/valley current limit scheme designed to limit the peak/valley IL to ensure that the switching currents remain within the device capabilities during overload conditions or during an output short circuit.

When the main power switch turns on, the chip monitors the increased I through the relevant operating main power switch. Once the peak IL exceeds the peak current limit threshold, the relevant operating main power switch turns off immediately, and the relevant operating SR switch turns on to conduct and decrease I<sub>L</sub>. The operating main power switch does not turn on again until I falls below the valley current limit threshold. This peak/valley current limit scheme ensures that I<sub>1</sub> decreases sufficiently when the relevant operating main power switch is off. As a result, the average l<sub>L</sub> is limited to a safe range.

If the internal EA's output level triggers the high clamp limit consecutively in a settled cycle, an over-current (OC) fault is recorded and overcurrent protection (OCP) is activated. There are three optional OCP schemes: recoverable, latch-off, and no-response mode. The OC fault counter is screened during soft start.

When the SR switch is conducting, I<sub>L</sub> drops. In some conditions (e.g. FCCM under light loads), the converter can actively conduct current away from the output. When I<sub>L</sub> falls below 0A, a reverse inductor current occurs. To prevent damage to the part due to excessive reverse current, the MPQ8873 monitors the current entering the relevant operating SR switch from the output. If this current exceeds the reverse current limit threshold, the relevant operating SR switch turns off and the relevant operating main switch conducts to reduce the reverse current.

The OCP mode, peak/valley current limit threshold, and reverse current limit threshold can all be selected via the I<sup>2</sup>C interface.

# Under-Voltage Protection (UVP) and Short-Circuit Protection (SCP)

A short circuit is the worst overload condition. In addition to OCP, the MPQ8873 provides short-circuit protection (SCP) in the event of a hard output short. SCP is triggered if V<sub>OUT</sub> falls below the under-voltage (UV) threshold for a set period. Then an output UV fault is triggered, and the converter stops immediately. There are three optional output SCP/UVP modes: recoverable, latch-off, and no response mode. Output UV detection does not work during soft start.

The output UVP mode, threshold, and detection time can all be selected via the I<sup>2</sup>C interface.

#### **Thermal Shutdown**

Thermal shutdown is implemented to prevent the MPQ8873 from operating at exceedingly high temperatures. When the silicon die temperature exceeds the thermal shutdown threshold, an over-temperature (OT) fault is triggered and the whole chip shuts down. Thermal shutdown is auto-recoverable. Once the die temperature drops below its upper threshold, the chip starts up again and resumes normal operation.

The thermal shutdown threshold and recovery hysteresis can selected via the I<sup>2</sup>C interface. In addition, the MPQ8873 provides instantaneous

die temperature information by reading the relevant register.

### **Fault Response**

Once a fault status is confirmed, the converter turns off the main switches (Q1 and Q3) immediately after the minimum on time ends. The SR switches (Q2 and Q4) conduct I<sub>L</sub> until it reaches 0A, regardless of whether the device is in DCM or FCCM. Finally, all four switches stop.

After a fault occurs, the converter operates based on the corresponding fault mode setting. There are three operating schemes: recoverable, latch-off, and no response mode.

In recoverable mode, the chip attempts to restart the converter. After the converter completely shuts down, a fault recovery timer starts. After a configurable delay time, the converter attempts to soft start automatically. If the fault condition is not removed, the converter reinitiates the fault protection and repeats the auto-recovery process in hiccup mode. If the fault condition is removed once soft start ends and the converter operates normally for a consecutive 30µs, then the fault status resets.

Latch-off mode stops the converter until power is recycled on the input supply or EN.

For OCP and UVP, no response mode can be selected. In this mode, the converter maintains switching in the peak/valley current limit unless thermal shutdown is triggered.

### One-Time Programmable (OTP) Memory

The MPQ8873 provides a one-time programmable (OTP) memory for setting the custom default parameters.

MPS provides a GUI and I<sup>2</sup>C tool to configure the MPQ8873 during the development process. To configure in applications, contact an MPS FAE.

There are three OTP pages, each of which can be written once. The OTPCNT bit records the remaining OTP pages.

### I<sup>2</sup>C INTERFACE

### I<sup>2</sup>C Serial Interface Description

The I<sup>2</sup>C bus is a two-wire, bidirectional serial interface, consisting of a serial data line (SDA) and a serial clock line (SCL). The lines are externally pulled to a bus voltage when they are idle.

When connected to the line, a master device generates the SCL signal and device address, then arranges the communication sequence. The MPQ8873 works as a slave-only device, which supports up to 400kbs of bidirectional data transfer in fast mode. This adds flexibility to the power supply solution. The output voltage, transition slew rate, and other converter parameters can be instantaneously controlled via the I<sup>2</sup>C interface.

The I<sup>2</sup>C interface uses VCC as its power source. If VCC cannot exceed its UVLO threshold, the SDA and SCL lines go to a high-impendence status and the I<sup>2</sup>C interface stops working.

### **Data Validity**

One clock pulse is generated for each data bit transferred. The data on the SDA line must be stable during the high period of the clock. The high or low state of the SDA line can only change when the clock signal on the SCL line is low (see Figure 21).




Figure 21: Bit Transfer on the I<sup>2</sup>C Bus

### **Start and Stop Conditions**

The start (S) and stop (P) commands are signaled by the master device, which signifies the beginning and the end of the I<sup>2</sup>C transfer. A start command is defined as the SDA signal transitioning from high to low while the SCL line is high. A stop command is defined as the SDA signal transitioning from low to high while the SCL line is high (see Figure 22).

Start and stop commands are always generated by the master. The bus is considered busy after

the start command. The bus is considered free again after a delay following a stop command. The bus stays busy if a repeated start (Sr) command is generated instead of a stop command. The start and repeated start commands are functionally identical.




Figure 22: Start and Stop Conditions

#### **Transfer Data**

Every byte put on the SDA line must be 8 bits long. Each byte must be followed by an acknowledge (ACK) bit. The acknowledge-related clock pulse is generated by the master. The transmitter releases the SDA line (high) during the acknowledge clock pulse. The receiver must pull down the SDA line during the acknowledge clock pulse, so that it remains stable (low) during the high period of the clock pulse.

Figure 23 shows the data transfer format. After the start command, a slave address is sent. This address is 7 bits long, followed by an 8th data direction bit (R/W). A 0 indicates a write transmission, and a 1 indicates a read or a request for data. A data transfer is always terminated by a stop command generated by the master. However, if a master must communicate on the bus, it can generate a repeated start command and address another slave without first generating a stop command.




Figure 23: Complete Data Transfer

#### **Write Sequence**

A write sequence for the MPQ8873 requires a start command, a valid slave address, a register index byte, and a corresponding data byte for a single data update.

After receiving each byte, the MPQ8873 acknowledges this transfer by pulling the SDA line low during the high period of a single clock pulse. A valid I<sup>2</sup>C address selects the MPQ8873. The MPQ8873 then performs an update on the falling edge of the LSB byte.

#### Read Sequence

The typical MPQ8873 read sequence is 4 bytes long. It begins with a start command from the master, then a valid slave address followed by a register index byte. The read sequence differs from the write sequence in that a master's start command comes again. The bus direction then turns around with the rebroadcast of the slave address, with bit 1 indicating a read cycle. The

following 4th byte contains the data being returned by the MPQ8873. That byte value in the data byte reflects the value of the register index that was queried before.

### **Chip Address**

The MPQ8873 supports 16 different addresses from 00h to 0Fh, which can be preset in register 08h via the I<sup>2</sup>C bus.

When the master sends the address as an 8-bit value, the 7-bit address should be followed by a 0 or 1 to indicate a write or read operation, respectively. Figure 24 shows a write sequence, and Figure 25 shows a read sequence.



Figure 24: Write Sequence (9)




Figure 25: Read Sequence (9)

#### Note:

9) A dark gray outline is used during cycles in which the MPQ8873 owns or drives the SDA line. The master device drives all other cycles.



### **REGISTER MAP**

Register Index	Default (10)	Bit[7]	Bit[6]	Bit[5]	Bit[4]	Bit[3]	Bit[2]	Bit[1]	Bit[0]
00h	32h			R	eference Volta	age		L	
01h	84h	Power Converter On/Off	RSVD (11)	RSVD (11)	V <sub>OUT</sub> Dy Adjustment	namic Step Time	Vo	<sub>ut</sub> Divider Ra	itio
02h	00h	SW1 Switching Rising	hing Falling Rate	SW2 Switching Rising SW2 Switching Slew Rate Slew Rate					
03h	08h	Synchronization	Mode			Switching I	requency		
04h	00h	Frequency Spread Spectrum On/Off		ncy Spread S odulation Rar		RSVD (11)		cy Spread Sodulation Cyc	•
05h	7Fh	DCM/FCCM	DCM/FCCM Reverse Current Limit Valley Current L					ak Current Li	mit
06h	00h	R <sub>FB</sub> Comper	nsation Netwo	ork		R <sub>COMP</sub> Co	mpensation	Network	
07h	00h	C <sub>HFP</sub> Compe	nsation Netwo	ork		C <sub>COMP</sub> Co	mpensation	Network	
08h	00h		I <sup>2</sup> C Addres	ss		Cycle Extension in Buck- Boost On/Off	RSVD (11)	Boost Swit	On-Time of ch in Buck- Mode
09h	EEh	Transition Hysteresi Buck and Buck-			f Buck-Boost ing to Buck	Transition Hysteresis between Boost and Buck-Boost		Threshold of Boost Transitioning to Buc Boost	
0Ah	00h	Gain for Inductor Current Sense		or Inductor t Sense		Ramp Compensation Peak-to-Valley		amp Compensation	
0Bh	00h	Power-Good High Limit Hysteresis	Power- Good High Limit	Power- Good Low Limit Hysteresis	Power- Good Low Limit	Over-Curre	ent Counter	ОСР	Mode
0Ch	60h	Fault Protection Mode		e for Fault overy	FB Threshold for UVP	Under-Volta	age Counter	UVP	Mode
0Dh	04h	V <sub>IN</sub> OVP Hysteresis	V <sub>IN</sub> Over-Voltage V <sub>OUT</sub> OV Threshold Hystere				er-Voltage shold	ENFBO	OVP Mode
0Eh	0Ah	RSVD (11)	Junction Temperature Range				Shutdown eresis		Shutdown shold
0Fh	00h	OTP Count	er	Power Good Status	Input Over- Voltage Status	RSVD (11)	RSVD (11)	RSVD (11)	Thermal Shutdown Status
10h			Manufactu	rer Code [4:0	]		Si	licon Rev [2:	0]

### Notes:

<sup>10)</sup> Initial factory defaults. The default value can be redefined if the OTP function is available.

<sup>11)</sup> This bit is not defined and reserved for future use. The reserved bits always read as 0. For compatibility with future devices, reserved bits should be written to "0" if accessed.



### **REGISTER DESCRIPTIONS**

	Register 00h											
Bit[7] (R/W)	Bit[6] (R/W)	S] (R/W) Bit[5] (R/W) Bit[4] (R/W) Bit[3] (R/W) Bit[2] (R/W) Bit[1] (R/W) Bit[0] (R/W										
REF7	REF6	REF5	REF4	REF3	REF2	REF1	REF0					
	Bit Field Definitions											
Bits	Field Name	me Description										
[7:0]	REF[7:0]		ence voltage, cal V <sub>REF</sub> : ode, REF[7:0] is	= REF[7:0] x 10	•							

	Register 01h											
Bit[7] (R/W)	Bit[6] (R/W)	Bit[5] (R	/W) Bit[4] (R/	W) Bit	[3] (R/W)	Bit[2] (R/W)	Bit[1] (R/W)	Bit[0] (R/W)				
PWRCVTEN	INMD	RESERV	ED DVSTER	P1 D1	/STEP0	FBDR2	FBDR1	FBDR0				
	Bit Field Definitions											
Bits	Field Name	Descripti	on									
		Enables p	ables power converter on/off control.									
7	PWRCVTEN	0: Disable 1: Enable										
		Selects no	ormal mode or lo	w-input n	node.							
6	INMD		): Normal input mode : Low input mode									
5	RESERVED	Reserved										
	DVSTEP	Sets the time of each step during soft start and output voltage dynamic adjustment mode (in $\mu$ s).										
[4:3]	[1:0]	00h	20	01h	41.6	7						
		02h	83.33	03h	166.6	67						
		Sets the c	livider ratio for th	ne referen	ce voltage	and output volt	age.					
		00h	1	01h	1/2							
		02h	1/3	03h	1/5							
[2:0]	FBDR[2:0]	04h	1/10	05h	<b>05h</b> 1/20							
			1/30	-	-							
		For exam	For example, if FBDR[2:0] = 04h, then $V_{FB} = 1/10 \times V_{OUT}$ .									



		<u> </u>	Regist	ter 02h			
Bit[7] (R/W)	Bit[6] (R/W)	Bit[5] (R/W)	Bit[4] (R/W)	Bit[3] (R/W)	Bit[2] (R/W)	Bit[1] (R/W)	Bit[0] (R/W)
SW1RSR1	SW1RSR0	SW1FSR1	SW1FSR0	SW2RSR1	SW2RSR0	SW2FSR1	SW2FSR0
			Bit Field [	Definitions			
Bits	Field Name	Description					
[7:6]	SW1RSR [1:0]	Controls the sv 00h: 1V/ns 01h: 2V/ns 02h: Reserved 03h: Reserved		lew rate for SW	1.		
[5:4]	SW1FSR [1:0]	Controls the sv 00h: 1V/ns 01h: 2V/ns 02h: Reserved 03h: Reserved		lew rate for SW	1.		
[3:2]	SW2RSR [1:0]	Controls the sv 00h: 1V/ns 01h: 2V/ns 02h: Reserved 03h: Reserved		lew rate for SW2	2.		
[1:0]	SW2FSR [1:0]	Controls the sw 00h: 1V/ns 01h: 2V/ns 02h: Reserved 03h: Reserved		llew rate for SW	2.		

	Register 03h											
Bit[7] (R/W)	Bit[6] (R/W)	Bit[5] (R/W)	Bit[4] (R/W)	Bit[3] (R/W)	Bit[2] (R/W)	Bit[1] (R/W)	Bit[0] (R/W)					
SYNC1	SYNC0	FSW5	FSW4	FSW3	FSW2	FSW1	FSW0					
			Bit Field [	Definitions								
Bits Field Name Description												
[7:6]	[7:6] Sets the synchronization mode.  Oth: Disabled Oth: Synchronized clock input Oth: Synchronized clock output (with 0° phase shift) Oth: Synchronized clock output (with 180° phase shift)											
[5:0]	FSW[5:0]	2.2MHz, the man 00h to 03h: Re	aximum f <sub>SW</sub> sup served <sub>/</sub> = FSW[5:0] x {	(fsw) of the copported by MPQ	8873 is 1MHz.	gh FSW[5:0] ca	an be set up to					



	Register 04h												
Bit[7] (R/W)	Bit[6] (R/W)	Bit[5] (R/\	N) Bit[4] (R/W	)	Bit[3]	Bit[2] (R/W)	Bit[1] (R/W)	Bit[0] (R/W)					
FSSEN	FSSMR2	FSSMR <sup>2</sup>	fSSMR0	RE	SERVED	FSSMC2	FSSMC1	FSSMC0					
			Bit Field Definitions										
Bits	Field Name	Description	n										
		Controls fro	equency spread s	pectrur	m (FSS).								
7	FSSEN	0: Disable											
		1: Enabled											
		Sets the FS	ets the FSS modulation range (in 1‰ of fsw).										
	FSSMR[2:0]	00h	±30		01h	±50							
		02h	±100		03h	±125							
[6:4]		04h	±200		05h	Reserved							
[61.1]		06h/ 07h	±300		-	-							
			le, if FSSMR[2:0] ulates the oscillat					to 450kHz, FSS					
3	RESERVED	Reserved.											
		Sets the FS	SS modulation fre	quency	/ (in Hz).								
		00h	250	01h	60	0							
[2:0]	FSSMC[2:0]	02h	1000	03h	190	00							
		04h	2800	05h	360	00							
		06h	7000	07h	800	00							



			Regis	ter 05h			
Bit[7] (R/W)	Bit[6] (R/W)	Bit[5] (R/W	/) Bit[4] (R/W)	Bit[3] (R/W)	Bit[2] (R/W)	Bit[1] (R/W)	Bit[0] (R/W)
CCMEN	RVCLMT	VLCLMT2	VLCLMT1	VLCLMT0	PKCLMT2	PKCLMT1	PKCLMT0
			Bit Field	Definitions			
Bits	Field Name	Description	า				
		Selects DCI	M or FCCM operate	tion.			
7	CCMEN	0: DCM 1: FCCM					
6	RVCLMT	Sets the revise disabled in 0: -2.5A 1: -4.7A	verse current limit n DCM.	of the synchron	ous rectifier MO	SFET. The reve	erse current limi
		Sets the val	ley current limit (ir	n A).			
		00h	1 (	)1h 2			
		02h	3 (	03h 4			
[5:3]	VLCLMT[2:0]	04h	5 (	<b>)5h</b> 6			
		06h	- (	)7h -			
		If the valley invalid.	current limit set	value exceeds t	he peak curren	t limit, the valle	y current limit is
		Sets the pea	ak current limit (in	A).			
		00h	2 (	<b>)1h</b> 3			
[2:0]	PKCLMT[2:0]	02h	4 (	<b>03h</b> 5			
		04h	6 (	<b>)5h</b> 7			
		06h	- (	)7h -			



			R	egister (	)6h							
Bit[7] (R/W)	Bit[6] (R/W)	Bit[5] (R	R/W) Bit[4] (R	/W) B	it[3] (R/W)	Bit[2] (R/W)	Bit[1] (R/W)	Bit[0] (R/W)				
RFB2	RFB1	RFB(	) RCOM	P4	RCOMP3	RCOMP2	RCOMP1	RCOMP0				
			Bit Fi	eld Defi	nitions	1		L				
Bits	Field Name	Descript	escription									
[7:5]	RFB[2:0]	Selects R	Selects R <sub>FB</sub> , calculated with the following equation: $R_{FB} = 50k\Omega + RFB[2:0] \times 30k\Omega$									
		Selects R	Selects R <sub>COMP</sub> (in kΩ).									
		00h	50	01h	173	<b>,</b>						
		02h	297	03h	420	)						
		04h	544	05h	667	,						
		06h	791	07h	914							
		08h	1038	09h	116	1						
		0Ah	1284	0Bh	140	3						
		0Ch	1531	0Dh	165	5						
[4:0]	RCOMP[4:0]	0Eh	1778	0Fh	190	2						
		10h	2025	11h	214	8						
		12h	2272	13h	239	5						
		14h	2519	15h	264	2						
		16h	2766	17h	288	9						
		18h	3012	19h	313	6						
		1Ah	3259	1Bh	338	3						
		1Ch	3506	1Dh	363	0						
		1Eh	3753	1Fh	387	7						

Figure 26 shows the MPQ8873 control loop compensation network. Use Figure 26 to set values for register 06h and 07h.




Figure 26: Control Loop Compensation Network



	Register 07h											
Bit[7] (R/W)	Bit[6] (R/W)	Bit[5] (R	Bit[5] (R/W)									
CHFP2	CHFP1	CHFP	0 CC	OMP4	CCON	ЛР3	CCOMP2	CCOMP1	CCOMP0			
Bit Field Definitions												
Bits Field Name Description												
		Selects C	Selects C <sub>HFP</sub> (in pF).									
		00h	0.5	0	1h	1						
[7:5]	CHFP[2:0]	02h	3	0	3h	5						
		04h	6	0	5h	8						
		06h	9	0	7h	10						
[4:0]	CCOMP[4:0]		Selects C <sub>COMP</sub> , which can be set between 5pF and 160pF.  00h to 1Fh: C <sub>COMP</sub> = (CCOMP[3:0] + 1) x 5pF									

			Regis	ter 08h							
Bit[7] (R/W)	Bit[6] (R/W)	Bit[5] (R/W)	Bit[4] (R/W)	Bit[3] (R/W)	Bit[2] (R/W)	Bit[1] (R/W)	Bit[0] (R/W)				
ADDR3	ADDR2	ADDR1	ADDR0	CYCEXTEN	RESERVED	BSTONT1	BSTONT0				
			Bit Field Definitions								
Bit#	Field Name	Description	escription								
[7:4]	ADDR[3:0]	Sets the I <sup>2</sup> C to is accepted.	ous address. Th	e valid address	is effective imm	ediately once a	write command				
3	CYCEXTEN	Enables cycle extension in buck-boost mode. If this bit is enabled, the switching frequency is half of its value set in buck-boost mode.									
		0: Disabled 1: Enabled									
2	RESERVED	Reserved.									
		Sets the COT	Sets the COT percentage of the boost switch in buck-boost mode (in tsw).								
[1:0]	BSTONT[1:0]	00h	20%	<b>11h</b> 30%	6						
		02h	40%	<b>03h</b> 50%	6						



			Regist	er 09h						
Bit[7] (R/W)	Bit[6] (R/W)	Bit[5] (R/W)	Bit[4] (R/W)	Bit[3] (R/W)	Bit[2] (R/W)	Bit[1] (R/W)	Bit[0] (R/W)			
BKHYS1	BKHYS0	BKIN1	BKIN0	BSTHYS1	BSTHYS0	BSTOUT1	BSTOUT0			
			Bit Field [	Definitions						
Bits	Field Name	Description								
[7:6]	BKHYS[1:0]	00h: V <sub>IN</sub> = 5% 01h: V <sub>IN</sub> = 7.5% 02h: V <sub>IN</sub> = 10%	ts the transition hysteresis between buck and buck-boost mode. h: $V_{\text{IN}} = 5\%$ of $V_{\text{OUT}}$ h: $V_{\text{IN}} = 7.5\%$ of $V_{\text{OUT}}$ h: $V_{\text{IN}} = 10\%$ of $V_{\text{OUT}}$ (invalid when BKIN[1:0] is set to 00h) h: $V_{\text{IN}} = 12.5\%$ of $V_{\text{OUT}}$ (invalid when BKIN[1:0] is set to 00h)							
[5:4]	BKIN[1:0]	00h: V <sub>IN</sub> = 110 01h: V <sub>IN</sub> = 120 02h: V <sub>IN</sub> = 125	Sets the threshold at which buck-boost mode transitions to buck mode when $V_{IN}$ rises.  20h: $V_{IN} = 110\%$ of $V_{OUT}$ 20h: $V_{IN} = 125\%$ of $V_{OUT}$ 22h: $V_{IN} = 130\%$ of $V_{OUT}$ 23h: $V_{IN} = 130\%$ of $V_{OUT}$							
[3:2]	BSTHYS[1:0]	Sets the transi 00h: V <sub>IN</sub> = 5% 01h: V <sub>IN</sub> = 7.5% 02h: V <sub>IN</sub> = 10% 03h: V <sub>IN</sub> = 12.5	of V <sub>OUT</sub> % of V <sub>OUT</sub> 6 of V <sub>OUT</sub>	petween boost a	nd buck-boost i	mode.				
[1:0]	BSTOUT[1:0]	Sets the thresh 00h: V <sub>IN</sub> = 70% 01h: V <sub>IN</sub> = 80% 02h: V <sub>IN</sub> = 85% 03h: V <sub>IN</sub> = 90%	o of Vouт of Vouт of Vouт	ost mode transi	tions to buck-bo	oost mode when	V <sub>IN</sub> rises.			

Figure 27 shows MPQ8873 regions of operation. Use Figure 27 to set the values for register 09h.




Figure 27: Regions of Operation



	Register 0Ah											
Bit[7] (R/W)	Bit[6] (R/W)	Bit[5] (R/W)	Bit[4] (R/W)	Bit[3] (R/W)	Bit[2] (R/W)	Bit[1] (R/W)	Bit[0] (R/W)					
ILGAIN	ILBIAS1	ILBIAS0	RAMPPV1	RAMPPV0	RAMP2	RAMP1	RAMP0					
			Bit Field I	Definitions								
Bits	Field Name	Description	Description									
7	ILGAIN	Sets the gain 0: 13A/V 1: 10.4A/V										
[6:5]	ILBIAS[1:0]	Sets the biase		e inductor currer 11h 260 13h 380	)							
[4:3]	RAMPPV [1:0]		compensation		lley value (in m	V).						
[2:0]	RAMP[2:0]		Sets the ramp compensation level (in mV/ $\mu$ s), calculated with the following equation:  Ramp slope = $(f_{SW} \times 30) / (RAMP[2:0] + 1)$ Where $f_{SW}$ is the switching frequency (in MHz).									



	Register 0Bh									
Bit[7] (R/W)	Bit[6] (R/W)	Bit[5] (R/W)	Bit[4] (R/W)	Bit[3] (R/W)	Bit[2] (R/W)	Bit[1] (R/W)	Bit[0] (R/W)			
PGVOHHYS	PGVOH	PGVOLHYS	PGVOL	OCCNT1	OCCNT0	OCPMD1	OCPMD0			
	Bit Field Definitions									
Bits	Field Name	Description								
7	PGVOHHYS	Sets the PG his 0: 4% of V <sub>REF</sub> 1: 6% of V <sub>REF</sub>								
6	PGVOH	0: V <sub>FB</sub> = 112%	Sets the PG high limit ( $V_{OUT}$ rising edge). 0: $V_{FB} = 112\%$ of $V_{REF}$ 1: $V_{FB} = 117\%$ of $V_{REF}$							
5	PGVOLHYS	Sets the PG low limit hysteresis.  0: 4% of V <sub>REF</sub> 1: 6% of V <sub>REF</sub>								
4	PGVOL	Sets the PG low limit (V <sub>OUT</sub> falling edge).  0: V <sub>FB</sub> = 90% of V <sub>REF</sub> 1: V <sub>FB</sub> = 85% of V <sub>REF</sub>								
[3:2]	Sets the over-current (OC) counter for an OC fault (in tsw, where tsw = 1 / fsw).    OCCNT[1:0]   OCCNT[1:0]   OCCNT[1:0]     OCCNT[1:0]   OCC						ounting, the OC			
[1:0]	Selects the over-current protection (OCP) mode.  00h: Recoverable mode. If OCP is triggered, switching stops for some time (determined the set delay time value). Then the part tries to soft start. If OCP is triggered again, the parters hiccup mode  01h: Latch-off mode. If OCP is triggered, the part shuts down. Recycle the power on EN						d again, the part power on EN to ak/valley current it is valid. OCP			



Register 0Ch									
Bit[7] (R/W)	Bit[6] (R/W)	Bit[5] (R/W)	Bit[4] (R/W)	Bit[3] (R/W)	Bit[2] (R/W)	Bit[1] (R/W)	Bit[0] (R/W)		
FLTMD	HCPTIME1	HCPTIME0	UVFB	UVCNT1	UVCNT0	UVPMD1	UVPMD0		
			Bit Field	Definitions					
Bits	Field Name	Description							
		Selects the far	ult protection m	ode.					
7	FLTMD		0: Auto-reset mode. Once the fault is removed, the fault bits in Register 0Fh reset after 30µ: 1: Latch-off mode. The power on EN must be cycled to reset the fault bits						
		Sets the delay	time for fault re	ecovery (in ms).					
[6:5]	HCPTIME	00h	2	<b>01h</b> 4					
[0.5]	[1:0]	02h	8	<b>03h</b> 16					
		This is only va	lid in hiccup mo	ode. All fault reco	overies (e.g. OC	P delay) must h	ave a delay.		
		Sets the value of V <sub>FB</sub> for under-voltage protection (UVP) (V <sub>OUT</sub> falling edge).							
4	UVFB	0: V <sub>FB</sub> = 50% ( 1: V <sub>FB</sub> = 75% (							
		Sets the count	er for under-vo	Itage protection	(UVP) (in tsw, w	here t <sub>SW</sub> = 1 / f <sub>S'</sub>	w <b>)</b> .		
		00h	2	01h 4					
[3:2]	UVCNT[1:0]	02h	8	<b>03h</b> 16					
		The counter must count continuously. If the UV condition recovers while counting, the UV counter requires a recount. The UV counter should be shorter than the OC counter. UVP is invalid during soft start, and the peak/valley current limit is valid.							
			/P mode.						
[1:0]	UVPMD[1:0]	00h: Recoverable mode. If UVP is triggered, switching stops for a set time (determined by the set delay time value). Then the part tries to soft start. If UVP is triggered again, the part enters hiccup mode 01h: Latch-off mode. If UVP is triggered, the part shuts down. Recycle the power on EN to restart the part 02h or 03h: No response mode. The part keeps switching, and uses the peak/valley current limit unless over-temperature protection (OTP) occurs							
			OCP mode selection is only valid when OCP is triggered. If UVP and OCP are both triggered, UVP has a higher priority and OCP is invalid.						



	Register 0Dh								
Bit[7] (R/W)	Bit[6] (R/W)	Bit[5] (R/V	V) Bit[4] (R/W	V) Bit	[3] (R/W)	Bit[2] (R/W	) Bit[1]	Bit[0] (R/W)	
VINOVHYS	VINOV1	VINOV0	VOUTOVH	YS V	OUTOV1	VOUTOV0	ENFBO	OVPMD	
		T.	Bit Field	d Defini	tions				
Bits	Field Name	Description	1						
		Sets the V <sub>IN</sub>	ı over-voltage (O	V) hyste	eresis.				
7	VINOVHYS	0: 3% of V <sub>IN</sub> 1: 5% of V <sub>IN</sub>							
		Sets the V <sub>IN</sub>	OV threshold (r	ising ed	ge) (in V).				
[6:5]	VINOV[1:0]	00h	Disable	01h	11				
		02h	21	03h	33				
4	VOUTOVHYS	Sets the V <sub>OUT</sub> OV recovery threshold.  0: 105% of V <sub>REF</sub> 1: 100% of V <sub>REF</sub>							
		Sets the Vo	υτ OV threshold	(rising e	edge) (in V	REF).			
[3:2]	VOUTOV [1:0]	00h	110%	01h	1159	%			
	[1.0]	02h	120%	03h	1309	%			
1	ENFBO	Selects the VFB pin connection mode.  0: Disconnected from the internal circuit 1: Connect VFB to the internal error amplifier's feedback input							
	Selects the output over-voltage protection (OVP) mode. This bit is only valid for outp since input OVP recovers automatically.								
0	OVPMD	OVPMD  0: Recoverable mode. If OVP is triggered, switching stops for a set time (determined by delay time set value). Then the part tries to soft start. If OVP is triggered again, the enters hiccup mode  1: Latch-off mode. If OVP is triggered, the part shuts down. Recycle the power on El restart the part						d again, the part	



Register 0Eh											
Bit[7]	Bit[6] (R)	Bit[5]	(R) Bit[4]	(R) E	Bit[3] (R/W)	Bit[2] (R/W)	Bit[1] (R/W)	Bit[0] (R/W)			
RESERVED	TJ2	TJ1	TJ(	0	THSHYS1	THSHYS0	THSTEMP1	THSTEMP0			
	Bit Field Definitions										
Bits	Bits Field Name Description										
7	RESERVED	Reserved	Reserved.								
		Sets the	junction tempe	rature (T	) range (in °C	C). These bits a	re read-only.				
		00h	<25	01h	25 to	50					
[6:4]	TJ[2:0]	02h	50 to 75	03h	75 to <sup>2</sup>	00					
		04h	100 to 125	05h	125 to	150					
		06h	150 to 160	07h	160 to	170					
	Sets the thermal shutdown hysteresis (in °C).										
[3:2]	THSHYS[1:0]	00h	25	01h	50						
[0.2]	11101110[1:0]	02h/ 03h	75	-	-						
	Sets the thermal shutdown T <sub>J</sub> threshold (rising edge) (in °C).										
[4.0]	THSTEMP	00h	150	01h	160	)					
[1:0]	[1:0]	02h/ 03h	170	-	-						
				-							




	Register 0Fh								
Bit[7] (R)	Bit[6] (R)	Bit[5] (R)	Bit[4] (R)	Bit[3] (R)	Bit[2] (R)	Bit[1] (R)	Bit[0] (R)		
OTPCNT1	OTPCNT0	PGOOD	VINOVP	RESERVED	RESERVED	RESERVED	THS		
			Bit Field I	Definitions					
Bits	Field Name	Description							
[7:6]	[7:6] OTPCNT [1:0] Indicates the number of available one-time programmable (OTP) pages. These bits are readonly.  OTPCNT [1:0] O0h: 0 OTP pages available 01h: 1 OTP page available 02h: 2 OTP pages available 03h: 3 OTP pages available								
5	Indicates the power good status. This bit is read-only.  9: Power not good 1: Power good								
4	Indicates the V <sub>IN</sub> over-voltage (OV) status. This bit is read-only.  VINOVP  O: No V <sub>IN</sub> OV condition has occurred 1: A V <sub>IN</sub> OV condition has occurred								
[3:1]	RESERVED	Reserved.	Reserved.						
0	THS	0: No thermal s	Indicates the thermal shutdown status. This bit is read-only.  0: No thermal shutdown has occurred  1: Thermal shutdown has occurred						

	Register 10h								
Bit[7] (R)	Bit[6] (R)	Bit[5] (R)	Bit[4] (R)	Bit[3] (R)	Bit[2] (R)	Bit[1] (R)	Bit[0] (R)		
MFG4	MFG3	MFG2	MFG1	MFG0	REV2	REV1	REV0		
	Bit Field Definitions								
Bits	Bits Field Name Description								
[7:3]	MFG[4:0]	Manufacturer code. These bits are read-only.							
[2:0]	[2:0] REV[2:0] Silicon revision code. These bits are read-only.								



### **APPLICATION INFORMATION**

Figure 28 shows the typical application circuit for the MPQ8873.



**Figure 28: Typical Application Circuit** 

**Table 1: Design Guide Index** 

Pin #	Name	Components	Design Guide Index
1	EN	R1	V <sub>IN</sub> Under-Voltage Lockout (UVLO) Setting (EN, Pin 1)
2	SYNC	-	Synchronization Input/Output (SYNC, Pin 2)
3, 4, 5	PGND1	-	GND Connection (PGND1, Pins 3, 4, and 5; AGND, Pin 13; PGND2, Pins 17, 18, 19, 26, and 33)
6, 7, 8, 27, 34	PVIN	C1A, C1B, C1C, C1D, C1E, C1F	Selecting the Input Capacitors (PVIN, Pins 6, 7, 8, 27, and 34)
9, 28, 29, 30	SW1	L1	Selecting the Inductor (SW1, Pins 9, 28, 29, and 30; SW2, Pins 16, 25, 31, and 32)
10	BST1	C3	Floating Driver and Bootstrap Charging (BST1, Pin 10; BST2, Pin 15)
11	SDA	-	I <sup>2</sup> C Interface (SDA, Pin 11; SCL, Pin 12)
12	SCL	-	I <sup>2</sup> C Interface (SDA, Pin 11; SCL, Pin 12)
13	AGND	-	GND Connection (PGND1, Pins 3, 4, 5; AGND, Pin 13; PGND2, Pins 17, 18, 19, 26, and 33)
14	VCC	C5	Internal VCC (VCC, Pin 14)
15	BST2	C4	Floating Driver and Bootstrap Charging (BST1, Pin 10; BST2, Pin 15)
16, 25, 31, 32	SW2	L1	Selecting the Inductor (SW1, Pins 9, 28, 29, and 30; SW2, Pins 16, 25, 31, and 32)
17, 18, 19, 26, 33	PGND2	-	GND Connection (PGND1, Pins 3, 4, and 5; AGND, Pin 13; PGND2, Pins 17, 18, 19, 26, and 33)
20, 21, 22	PVOUT	C2A, C2B, C2C, C2D, C2E, C2F	Selecting the Output Capacitors (PVOUT, Pins 20, 21, and 22)
23	VFB	-	Setting the Feedback (VFB, Pin 23)
24	PG	R2	Power Good Indicator (PG, Pin 24)

# V<sub>IN</sub> Under-Voltage Lockout (UVLO) Setting (EN, Pin 1)

### Enabled by External Logic High/Low Signal

EN is a digital control pin that turns the regulator on and off. Drive EN above its 0.85V logic threshold to activate the VCC regulator. Once VCC exceeds its under-voltage lockout (UVLO) threshold, VCC begins powering the internal control circuitry, and the integrated EN comparator works. Drive EN above its upper system threshold (1.55V) to enable the converter and initiate soft start. If EN is pulled below the lower system threshold (1.4V), the converter stops switching. The VCC regulator and control circuitry continue working until EN is pulled below its logic threshold (<0.5V).

Since EN has a  $1M\Omega$  pull-down resistor, float EN to shut down the chip. EN can be connected to a high-voltage bus (e.g. the PVIN pin) through a pull-up resistor. EN's maximum sink current is about  $400\mu\text{A}$ , and it is recommended to use a  $100k\Omega$  pull-up resistor.

### Configurable V<sub>IN</sub> UVLO Threshold

The MPQ8873 has an internal, fixed UVLO threshold. In the normal input range, the rising threshold is about 3.6V, while the falling threshold is about 3.35V. For applications that require a higher UVLO point, place an external resistor divider between the PVIN and EN pins to raise the equivalent UVLO threshold (see Figure 29).




Figure 29: Adjustable UVLO Using EN Divider

The UVLO rising and falling thresholds can be calculated with Equation (12) and Equation (13), respectively:

$$V_{IN_{-R}} = \left(1 + \frac{R_1}{R_2 \parallel 1M\Omega}\right) \times V_{EN_{-R}}$$
 (12)

$$V_{IN_{-F}} = \left(1 + \frac{R_1}{R_2 || 1M\Omega}\right) \times V_{EN_{-F}} - 1.3\mu A \times R_1 (13)$$

Where  $V_{EN_R} = 1.55V$ , and  $V_{EN_F} = 1.4V$ .

### Synchronization Input/Output (SYNC, Pin 2)

The SYNC pin can be configured to synchronized input mode, synchronized output mode, or no response mode by Reg03h, bits[7:6]. If the SYNC pin is not used, float SYNC or pull it down to GND via a resistor (e.g.  $100k\Omega$ ).

If synchronized input mode is enabled, the synchronization clock frequency ranges between 250kHz and 1MHz, and it must be 20% greater than the configured frequency set in the OTP register. The square-wave amplitude should have a peak above 1.4V, and a valley below 0.5V. The width of the synchronization pulse should exceed 200ns.

If synchronized output mode is enabled, the MPQ8873 can output the internal clock with a 0° or 180° phase shift. The output synchronization clock's duty cycle is constant at 50%.

## Selecting the Input Capacitors (PVIN, Pins 6, 7, 8, 27, and 34)

The converter has a discontinuous input current when it operates in buck and buck-boost mode, and requires a capacitor to supply AC current to the converter while maintaining the DC input voltage. For the best performance, use low-ESR capacitors. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients.

It is strongly recommended to use another, lower-value capacitor (e.g.  $0.1\mu\text{F}$ ) with a small package size (0603) to absorb high-frequency switching noise. Place the small-sized capacitor as close to PVIN and GND as possible. Place two bypass capacitors on pins 6, 8, and 27.

Since C<sub>IN</sub> absorbs the input switching current, it requires an adequate ripple current rating.

The RMS current in the input capacitor for buck mode and buck-boost mode can be estimated with Equation (14) and Equation (15), respectively:

$$I_{\text{CIN\_BUCK}} = I_{\text{LOAD}} \times \sqrt{\frac{V_{\text{OUT}}}{V_{\text{IN}}} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}})}$$
 (14)

$$I_{\text{CINRMS\_BUCK-BOOST}} = I_{\text{LOAD}} \times \sqrt{\frac{V_{\text{OUT}}}{V_{\text{IN}}} \times (\frac{1}{1 - D_{\text{Q3}}} - \frac{V_{\text{OUT}}}{V_{\text{IN}}})}$$
(15)

Where  $D_{Q3}$  is the Q3 switch duty cycle.  $D_{Q3}$  is a fixed value set via register 08h.

The maximum RMS current for buck mode and buck-boost mode can be calculated with Equation (16) and Equation (17), respectively:

$$I_{\text{CINRMS\_BUCK\_MAX}} = \frac{I_{\text{LOAD}}}{2}$$
 (16)

$$I_{\text{CINRMS\_BUCK-BOOST\_MAX}} = \frac{I_{\text{LOAD}}}{2 \times \sqrt{1 - D_{Q3}}}$$
 (17)

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, add a small, high-quality ceramic capacitor (e.g. 0.1µF) as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide a sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple caused by the capacitance for buck mode and buck-boost mode can be estimated with Equation (18) and (19), respectively:

$$\Delta V_{\text{IN\_BUCK}} = \frac{I_{\text{LOAD}}}{f_{\text{SW}} \times C_{\text{IN}}} \times \frac{V_{\text{OUT}}}{V_{\text{IN}}} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \quad (18)$$

$$\Delta V_{\text{IN\_BUCK\_BOOST}} = \frac{I_{\text{LOAD}}}{f_{\text{SW}} \times C_{\text{IN}}} \times \frac{V_{\text{OUT}}}{V_{\text{IN}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}} \times \left(1 - D_{\text{Q3}}\right)\right) \tag{19}$$

# Selecting the Output Capacitors (PVOUT, Pins 20, 21, and 22)

The converter also has a discontinuous output current in boost and buck-boost mode, and requires a capacitor to supply AC current to the load while maintaining the DC output voltage. Use ceramic, tantalum, or low-ESR electrolytic capacitors. The output capacitor's

characteristics also affect regulatory control system's stability.

For the best results, use low-ESR capacitors to keep the output voltage ripple low. It is strongly recommended to use other, lower-value capacitors (e.g. 0.1µF) with a small package size (0603) to absorb high-frequency switching noise. Place the small capacitors as close to the PVOUT and GND pins as possible.

For ceramic capacitors, the capacitance dominates the impedance at the switching frequency and causes the majority of the output voltage ripple. For simplification, the output voltage ripple for boost mode and buck-boost mode can be estimated with Equation (20) and Equation (21), respectively:

$$\Delta V_{\text{OUT\_BOOST}} = I_{\text{LOAD}} \times \frac{1 - \frac{V_{\text{IN}}}{V_{\text{OUT}}}}{f_{\text{SW}} \times C_{\text{OUT}}}$$
(20)

$$\Delta V_{\text{OUT\_BUCK-BOOST}} = I_{\text{LOAD}} \times \frac{D_{\text{Q3}}}{f_{\text{SW}} \times C_{\text{OUT}}}$$
 (21)

Where  $D_{Q3}$  is the Q3 switch duty cycle.  $D_{Q3}$  is a fixed value set in register 08h.

For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. The output ripple for boost mode and buck-boost mode can be estimated with Equation (22) and Equation (23), respectively:

$$\Delta V_{\text{OUT\_BOOST}} = I_{\text{LOAD}} \times \left(\frac{1 - \frac{V_{\text{IN}}}{V_{\text{OUT}}}}{f_{\text{SW}} \times C_{\text{OUT}}} + \frac{V_{\text{OUT}}}{V_{\text{IN}}} \times R_{\text{ESR}}\right) (22)$$

$$\Delta V_{\text{OUT\_BUCK-BOOST}} = I_{\text{LOAD}} \times (\frac{D_{\text{Q3}}}{f_{\text{SW}} \times C_{\text{OUT}}} + \frac{1}{1 - D_{\text{Q3}}} \times R_{\text{ESR}}) (23)$$

Since  $C_{OUT}$  absorbs the output switching current, it requires an adequate ripple current rating. The RMS current in the output capacitor for boost mode and buck-boost mode can be estimated with Equation (24) and Equation (25), respectively:

$$I_{\text{COUTRMS\_BOOST}} = I_{\text{LOAD}} \times \sqrt{\frac{V_{\text{OUT}}}{V_{\text{IN}}}} - 1$$
 (24)

$$I_{\text{COUTRMS\_BUCK-BOOST}} = I_{\text{LOAD}} \times \sqrt{\frac{D_{Q3}}{1 - D_{Q3}}}$$
 (25)

# Selecting the Inductor (SW1, Pins 9, 28, 29, and 30; SW2, Pins 16, 25, 31, and 32)

Connect an inductor between SW1 and SW2. A  $1\mu H$  to  $10\mu H$  inductor with a DC current rating at least 25% greater than the maximum inductor current is recommended for most applications. For higher efficiency, choose an inductor with a lower DC resistance. A larger-value inductor results in less ripple current and a lower output ripple voltage. However, larger-value inductors also have a larger physical size, higher series resistance, and lower saturation current.

A good rule to determine the inductor value is to allow the inductor ripple current to be approximately 30% of the maximum average inductor current. The inductance values for buck and boost mode can be calculated with Equation (26) and Equation (27), respectively:

$$L_{BUCK} = \frac{V_{OUT}}{f_{SW} \times \Delta I_{L}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (26)

$$L_{BOOST} = \frac{V_{IN} \times (V_{OUT} - V_{IN})}{V_{OUT} \times f_{SW} \times \Delta I_{L}}$$
(27)

The inductance value for buck-boost mode when  $V_{IN} \ge V_{OUT}$  can be calculated with Equation (28):

$$L_{\text{BUCK-BOOST},V_{\text{IN}} \geq V_{\text{OUT}}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times \Delta I_{\text{L}}} \times (1 - t_{\text{1}} \times f_{\text{SW}}) \text{ (28)}$$

The inductance value for buck-boost mode when  $V_{\text{IN}}$  <  $V_{\text{OUT}}$  can be calculated with Equation (29):

$$L_{\text{BUCK-BOOST},V_{\text{IN}} < V_{\text{OUT}}} = \frac{V_{\text{IN}}}{f_{\text{SW}} \times \Delta I_{\text{L}}} \times t_{3} \times f_{\text{SW}}$$
 (29)

Where  $\Delta I_L$  is the peak-to-peak inductor ripple current,  $t_1$  is the MOSFET Q1 turn-on time, and  $t_3$  is the MOSFET Q3 turn-on time.

Choose the largest calculated result from the above equations to use as the inductance value.

The MPQ8873's internal peak current limit should be considered when selecting the inductor. The inductor's saturation current (I<sub>SAT</sub>) minimum value should exceed the peak current limit, so that the inductor is never saturated.

# Floating Driver and Bootstrap Charging (BST1, Pin 10; BST2, Pin 15)

The BST1 and BST2 capacitors (C3 and C4) range between  $0.1\mu\text{F}$  and  $1\mu\text{F}$ . A  $0.1\mu\text{F}$  ceramic capacitor with a 0603 package size is recommended for most applications.

Place a resistor in series with the BST capacitor to reduce the SW rising rate and voltage spikes. This enhances EMI performance and reduces voltage stress at a high  $V_{\rm IN}$ . Greater resistance is better for switching spike reduction but compromises efficiency. A tradeoff should be made between EMI and efficiency.

### I<sup>2</sup>C Interface (SDA, Pin 11; SCL, Pin 12)

The MPQ8873 works as a slave-only device, which supports up to 400kbs of bidirectional data transfer in fast mode, adding flexibility to the power supply solution. Refer to the I<sup>2</sup>C Interface section on page 40 for details.

If the  $I^2C$  interface is not used, it is recommended to connect these pins to the VCC pin through a resistor (e.g.  $100k\Omega$ ).

### Internal VCC (VCC, Pin 14)

The VCC capacitor (C5) should be between 1µF and 10µF. A 2.2µF or 4.7µF ceramic capacitor is typically recommended.

Most of the internal circuitry is powered by the internal 5V VCC regulator. This regulator uses  $V_{IN}$  as its input and operates across the full  $V_{IN}$  range. When  $V_{IN}$  exceeds 5V, VCC is in full regulation and supplied by  $V_{IN}$ . When  $V_{IN}$  is below 5V, but  $V_{OUT}$  exceeds 5V, VCC is supplied by  $V_{OUT}$ , and regulates to about 4.85V. When both  $V_{IN}$  and  $V_{OUT}$  are below 5V, the VCC output drops.

### **Setting the Output Voltage**

The MPQ8873 does not require an external resistor divider to set  $V_{\text{OUT}}$ . OTP registers 00h and 01h set  $V_{\text{OUT}}$  (see the Register Descriptions section on page 43).

Write the EA reference voltage in register 00h, REF[7:0]. The  $V_{\text{OUT}}$  divider ratio is configured by register 01h, bits FBDR[2:0].  $V_{\text{OUT}}$  can be calculated with Equation (30):

$$V_{OUT} = \frac{REF[7:0] \times 10mV}{FBDR[2:0]}$$
 (30)

For example, if REF[7:0] is set to 73h and FBDR[2:0] is set to 04h, then  $V_{OUT} = 115 \text{ x}$  10mV / (1/10) = 11.5V.

### Setting the Feedback (VFB, Pin 23)

The VFB pin is disconnected from the internal circuit by default. Float VFB if it is not used.

VFB optimizes the converter's transient response. Set register 0Dh, bit[1] to 1, then connect VFB to the tap of the internal FB resistor divider.

A Type III compensation network is comprised of the internal existing Type II compensation network and an external RC compensation network tied between the PVOUT and VFB pins (see Figure 30 on page 60). The external RC network value is based on the detailed application and internal Type II compensation set-up.




Figure 30: Control Loop Compensation Network

Even if VFB is enabled and connected to the internal EA,  $V_{OUT}$  can only be set by changing the I<sup>2</sup>C register, and cannot be set by adding an external resistor divider to the VFB pin. This is because the  $V_{OUT}$  /  $V_{FB}$  divider ratio changes after adding an external resistor divider. The MPQ8873's converter mode transition, power good (PG), over-voltage protection (OVP), and under-voltage protection (UVP) functions are related to the FB divider ratio. If the ratio is changed externally, the MPQ8873 cannot operate normally.

### Power Good Indicator (PG, Pin 24)

The  $R_{PG}$  resistance (R2) value is recommended to be about  $100k\Omega$ .

The PG pin is connected to the open drain of an internal MOSFET. It should also be connected to a voltage source through an external pull-up resistor for power good indication. The PG pin is pulled down to ground during soft start, or if  $V_{\text{OUT}}$  is not within the allowable window. The PG threshold and hysteresis can be programmed via the  $I^2C$  interface.

Float PG if it is not used.

GND Connection (PGND1, Pins 3, 4, and 5; AGND, Pin 13; PGND2, Pins 17, 18, 19, 26, and 33)

See the PCB Layout Guidelines section on page 61 for more details.


### PCB Layout Guidelines (12)

Efficient PCB layout (especially input capacitor placement) is critical for stable operation. A 4-layer layout is strongly recommended to improve thermal performance. For the best results, refer to Figure 31 and follow the guidelines below:


- Place symmetric input/output capacitors and as close as possible to the PVIN and GND pins.
- 2. Use a large ground plane to connect directly to PGND. If the bottom layer is a ground plane, add vias near PGND.
- 3. Ensure that the high-current paths (e.g. GND and PVIN/PVOUT) have short, direct, and wide traces.
- Place the ceramic input capacitor especially the small package size (0603) input/output bypass capacitor — as close to the PVIN/PVOUT and PGND pins as possible to minimize high-frequency noise.
- 5. Keep the connection between the input/output capacitor and PVIN/PVOUT as short and wide as possible.
- Place bypass capacitors close to pins 6 and 8 (PVIN), pin 27 (PVIN), and all PVOUT pins.
- Place the VCC capacitor as close to the VCC and GND pins as possible.
- 8. Route SW and BST away from sensitive analog areas, such as FB.
- Place the feedback resistors (if required) close to the chip to ensure that the trace connected to the FB pin is as short as possible.
- 10. Use multiple vias to connect the power planes to internal layers.

#### Note


12) The recommended PCB layout is based on Figure 32 on page 62.



**Top Layer** 



Mid-Layer 1



Mid-Layer 2




Figure 31: Recommended PCB Layout



### TYPICAL APPLICATION CIRCUITS




Figure 32: Vout = 11.5V, fsw = 450kHz




Figure 33: Vout = 11.5V, fsw = 450kHz with External Forward RC Compensation



### **TYPICAL APPLICATION CIRCUITS (continued)**





Figure 34: Vout = 11.5V, fsw = 450kHz, with EMI Filters




### **PACKAGE INFORMATION**

### QFN-34 (4mmx5mm) Wettable Flank





**TOP VIEW** 





SIDE VIEW






NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS. 2) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
- 3) JEDEC REFERENCE IS MO-220.
- 4) DRAWING IS NOT TO SCALE.



### **CARRIER INFORMATION**



Part Number	Package Description	Quantity/ Reel	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
MPQ8873GVE-xxxx–Z	QFN-34	5000	13in	12mm	8mm
MPQ8873GVE-xxxx-AEC1–Z	(4mmx5mm)	5000	13111	1211111	OHIIII



### **REVISION HISTORY**

Revision #	Revision Date	Description	Pages Updated
1.0	3/15/2021	Initial Release	-

**Notice:** The information in this document is subject to change without notice. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.