MPQ4325/4325J



36V, 5A, Low Quiescent Current, Synchronous Step-Down Converter, AEC-Q100 Qualified

DESCRIPTION

The MPQ4325/4325J is a configurable-frequency (200kHz to 2.5MHz), synchronous, step-down switching regulator with an integrated, internal high-side MOSFET (HS-FET) and low-side MOSFET (LS-FET). The device provides up to 5A of highly efficient output current (I_{OUT}) with peak current mode control.

The wide 3.3V to 36V input voltage (V_{IN}) range accommodates a variety of step-down applications in automotive input environments. A 1 μ A quiescent current (I_Q) in shutdown mode allows the device to be used in battery-powered applications.

High power conversion efficiency across a wide load range is achieved by scaling down the switching frequency (f_{SW}) under light-load condition to reduce the switching and gate driving losses. An open-drain power good (PG) signal indicates whether V_{OUT} is within 94.5% to 105.5% of its nominal voltage.

Frequency foldback helps prevent inductor current (I_L) runaway during start-up. Thermal shutdown provides reliable, fault-tolerant operation. A high duty cycle and low-dropout mode are provided for automotive cold-crank conditions.

The MPQ4325 is available in a QFN-14 (4mmx4mm) package. The MPQ4325J is available in a QFN-16 (4mmx4mm) package.

FEATURES

- Designed for Automotive Applications
 - 42V Load Dump Tolerance
 - Operating Input Voltage (V_{IN}) Up to 36V
 - Up to 5A of Continuous I_{OUT}
 - Low-Dropout Mode
 - 50ns Minimum On Time (ton MIN)
 - Operating Junction Temperature (T_J) from -40°C to +150°C
 - Available in AEC-Q100 Grade 1
- Increases Battery Life
 - 1µA Low Shutdown Supply Current
 - \circ 24 μ A I_Q in Sleep Mode

FEATURES (continued)

- 28µA I_Q with Switching
- Advanced Asynchronous Modulation (AAM) Mode Increases Efficiency under Light Loads
- High Performance for Improved Thermals
 - Internal 45mΩ High-Side and 25mΩ Low-Side MOSFETs
- Optimized for EMC/EMI
 - Configurable 200kHz to 2.5MHz f_{SW}
 - FSS Modulation
 - o Symmetric VIN Pinout
 - o CISPR25 Class 5 Compliant
 - MeshConnectTM Flip-Chip Package
- Additional Features
 - Fixed Output Options (1): 1V, 1.8V, 2.5V, 3V, 3.3V, 3.8V, or 5V
 - o Power Good (PG) Output
 - Synchronizable to External Clock
 - Over-Current Protection (OCP) in Hiccup Mode
 - Available in a QFN-14 (4mmx4mm)
 Package (MPQ4325) and a QFN-16
 (4mmx4mm) Package (MPQ4325J) with
 Wettable Flanks
- Functional Safety System Design Capability
 - Documents Available for MPSafe™ QM System Design



APPLICATIONS

- Automotive Infotainment
- Automotive Clusters
- Advanced Driver-Assistance Systems (ADAS)
- Industrial Power Systems


Note:

 See the Ordering Information section on page 3 regarding the fixed-output versions. Additional output voltages may be available. Contact MPS for details.

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.



TYPICAL APPLICATION








Figure 1: Typical Application (Adjustable Output)

Figure 2: Typical Application (Fixed Output)





2



ORDERING INFORMATION

Part Number (2)*	Package	Top Marking	MSL Rating**
MPQ4325GRE***	QFN-14 (4mmx4mm)	See Below	1
MPQ4325GRE-AEC1***	QFN-14 (4mmx4mm)	See Below	1
MPQ4325JGRE-AEC1***	QFN-16 (4mmx4mm)	See Below	1

^{*} For Tape & Reel, add suffix -Z (e.g. MPQ4325GRE-AEC1-Z).

Note:

2) Contact MPS for the details on the fixed-output versions.

TOP MARKING (MPQ4325GRE and MPQ4325GRE-AEC1)

MPSYWW MP4325 LLLLLL E

MPS: MPS prefix Y: Year code WW: Week code MP4325: Part number LLLLLL: Lot number E: Wettable flank

TOP MARKING (MPQ4325JGRE-AEC1)

MPSYWW M4325J LLLLLL E


MPS: MPS prefix Y: Year code WW: Week code M4325J: Part number LLLLL: Lot number E: Wettable flank

^{**} Moisture Sensitivity Level Rating

^{***} Wettable flank



PACKAGE REFERENCE



© 2023 MPS. All Rights Reserved.



PIN FUNCTIONS

Pin # QFN-16	Pin # QFN-14	Name	Description
1, 15	1, 13	PGND	Power ground.
2, 14		NC	Not connected. Float the NC pin.
3, 13	2, 12	VIN	Input supply. The VIN pin supplies power to all the internal control circuitry as well as the power MOSFET connected to SW. The two VIN pins are connected internally. Place decoupling capacitors between VIN and ground to minimize the input voltage ripple (ΔV_{IN}) and switching spikes. The capacitors should be placed close to each VIN pin
4	3	BST	Bootstrap. The BST pin is the positive power supply for the high-side MOSFET (HS-FET) driver connected to SW. Connect a bypass capacitor between the BST and SW pins. See the Application Information section on page 39 to calculate the size of this capacitor.
5	4	SYNC/ MODE	SYNC input and MODE selection. Pull the SYNC/MODE pin below the specified threshold (0.4V) to enter advanced asynchronous modulation (AAM) mode; pull the pin above the specified threshold (1.4V) to enter forced continuous conduction mode (FCCM). Connect SYNC/MODE to an external 200kHz to 2.5MHz clock source to synchronize the converter to the external clock and enter FCCM. This pin has an internal, $100k\Omega$ pull-down resistor. If SYNC/MODE is floated, the device enters AAM mode.
6	5	BIAS	External bias. Connect the BIAS pin to a 5V output voltage (Vout) supply to achieve lower quiescent current (Iq). For the 5V output version, connect BIAS to Vout directly. For other output versions, connect BIAS to an external 5V source or ground. It is recommended to avoid providing external bias voltage before VIN. Do not float this pin.
7	6	VCC	Internal bias supply. The VCC pin is the output of the internal regulator that supplies power to the internal control circuit and gate drivers. VCC is typically 5V. Place a decoupling capacitor exceeding 1µF between VCC and ground. The capacitor should be placed as close to VCC as possible.
8	7	AGND	Analog ground.
9	8	FB	Feedback input. For the fixed-output versions, connect the FB pin directly to V _{OUT} . For the adjustable-output version, connect FB to the middle point of the external feedback divider between output and AGND to set V _{OUT} . The feedback threshold voltage is 0.8V. Place the resistor divider as close to FB as possible. Avoid placing vias on the FB traces.
10	9	FREQ	Switching frequency configuration. Connect a resistor from the FREQ pin to ground to set the switching frequency (fsw).
11	10	PG	Power good output. The PG pin is an open-drain output. If PG is used, connect a pull-up resistor to the power source. PG goes high if V_{OUT} is within 94.5% to 105.5% of the nominal voltage. PG goes low if V_{OUT} is above 107% or below 93% of the nominal voltage. Float the pin if not used.
12	11	EN	Enable. Pull the EN pin below the specified threshold (0.85V) to shut down the chip. Pull EN above the specified threshold (1.02V) to enable the chip. Do not float this pin.
16	14	SW	Switch node. The SW pin is the source of the HS-FET and the drain of the low-side MOSFET (LS-FET).



ABSOLUTE MAXIMUM RATINGS (3) VIN, EN.....-0.3V to +40V VIN, EN.....42V for automotive load dump (4) SW.....-0.3V to $V_{\text{IN MAX}}$ + 0.3V BST......V_{SW} + 5.5V FREQ.....-0.3V to +5.5V All other pins.....-0.3V to +6V Continuous power dissipation ($T_A = 25$ °C) (5) (9) QFN-14 (4mmx4mm)...... 4.86W QFN-16 (4mmx4mm)...... 4.42W Junction temperature (T_J)150°C Lead temperature......260°C Storage temperature.....-65°C to +150°C ESD Ratings Human body model (HBM).....Class 2 (6) Charged-device model (CDM)......Class C2b (7)

Recommended Operating Conditions

Continuous supply voltage (V	/ _{IN})3.3V to 36V
Output voltage (Vout)	0.8V to 0.95 x V _{IN}
Operating junction temp (T ₁)	40°C to +150°C

Thermal Resistance	$oldsymbol{ heta}_{JA}$	$\boldsymbol{\theta}$ JC	
QFN-14 (4mmx4mm)			
JESD51-7	46.7	7.9	.°C/W (8)
EVQ4325-R-00A	25.7		.°C/W (9)
QFN-16 (4mmx4mm)			
JESD51-7	50.2	5.6	°C/W (8)
EVQ4325J-R-00A	28.3		°C/W (9)
		$oldsymbol{\psi}_{JT}$	
QFN-14 (4mmx4mm)			
JESD51-7		2.6	.°C/W (8)
EVQ4325-R-00A		2.2	°C/W ⁽⁹⁾
QFN-16 (4mmx4mm)			
JESD51-7		2.3	.°C/W (8)
EVQ4325J-R-00A		2	.°C/W (9)

Notes:

- Absolute maximum ratings are rated under room temperature unless otherwise noted. Exceeding these ratings may damage the device.
- 4) Refer to ISO16750.
- 5) The maximum allowable power dissipation is a function of the maximum junction temperature, T_J (MAX), the junction-to-ambient thermal resistance, θ_{JA} , and the ambient temperature, T_A . The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = $(T_J$ (MAX) T_A) / θ_{JA} . Exceeding the maximum allowable power dissipation can produce an excessive die temperature, which may cause the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 6) Per AEC-Q100-002.
- Per AEC-Q100-011.
- 8) Measured on a JESD51-7, 4-layer PCB. The values given in this table are only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application. The $\theta_{\rm JC}$ value shows the thermal resistance from the junction-to-case bottom, and the $\Psi_{\rm JT}$ value shows the characterization parameter from the junction-to-case top.
- 9) Measured on an MPS standard EVB: a 2oz copper thickness, 4-layer PCB (8.3cmx8.3cm). The Ψ_{JT} value shows the characterization parameter from the junction-to-case top.

6



ELECTRICAL CHARACTERISTICS

 $V_{IN} = 12V$, $V_{EN} = 2V$, $T_J = -40$ °C to +150°C, typical values are at $T_J = 25$ °C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Input Supply						
Minimum operating input voltage (V _{IN})	V _{IN_MIN}				3.3	V
V _{IN} under-voltage lockout (UVLO) rising threshold	VIN_UVLO_RISING		3.5	3.7	3.9	V
V _{IN} UVLO falling threshold	VIN_UVLO_FALLING		2.75	2.9	3.15	V
V _{IN} UVLO hysteresis	VIN_UVLO_HYS			750		mV
	Ιq	V_{FB} = 0.85V, no load, sleep mode, without BIAS connection, T_J = 25°C		24	35	μΑ
VIN quiescent current		V _{FB} = 0.85V, no load, sleep mode, without BIAS connection, T _J = -40°C to +150°C		24	80	μΑ
		$V_{FB} = 0.85V$, no load, connect BIAS to 5V		3		μA
VIN quiescent current (switching)	IQ_SLEEP	SYNC/MODE = ground (AAM mode), switching, no load		28		μA
VIN active current (no switching)	IQ_ACTIVE	SYNC/MODE = VCC (CCM), non-switching		950		μA
VIN shutdown current	I _{SHDN}	EN = 0V		1	10	μA
V _{IN} over-voltage protection (OVP) threshold	VIN_OVP_RISING		36	38	40	V
V _{IN} OVP hysteresis	V _{IN_OVP_HYS}			1		V
Switches and Frequency						
		$R_{FREQ} = 49.9k\Omega$	350	410	460	kHz
Switching frequency	fsw	$R_{FREQ} = 19.6k\Omega$	900	1000	1100	kHz
		$R_{FREQ} = 8.66k\Omega$	1980	2200	2420	kHz
Minimum on time (10)	t _{ON_MIN}			50	65	ns
Minimum off time (10)	toff_min			40	55	ns
Switch looked a current	Isw_LKG	T _J = 25°C		0.01	1	μA
Switch leakage current		$T_J = -40^{\circ}\text{C to } +150^{\circ}\text{C}$		0.01	5	μA
High-side MOSFET (HS-FET) on resistance	Rds(ON)_Hs	V _{BST} - V _{SW} = 5V		45		mΩ
Low-side MOSFET (LS-FET) on resistance	R _{DS(ON)_} Ls	Vcc = 5V		25		mΩ
BIAS						
BIAS voltage (V _{BIAS}) takeover threshold	VBIAS_RISING			4.6		V
V _{BIAS} takeover hysteresis	V _{BIAS_HYS}			240		mV



ELECTRICAL CHARACTERISTICS (continued)

 $V_{IN} = 12V$, $V_{EN} = 2V$, $T_J = -40$ °C to +150°C, typical values are at $T_J = 25$ °C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Output and Regulation						
ED voltoge	1/	T _J = 25°C	794	800	806	mV
FB voltage	V_{FB}	T _J = -40°C to +150°C	790	800	810	mV
FB input current	I _{FB}			0	100	nA
Output voltage (V _{OUT}) discharge current	Idischarge	V _{EN} = 0V, V _{OUT} = 0.3V	2			mA
Bootstrap (BST)						
BST to SW refresh rising threshold	V _{BST-SW_RISING}		2.2	2.7	3.2	V
BST to SW refresh falling threshold	VBST-SW_FALLING		2	2.5	3	V
BST to SW refresh hysteresis	V _{BST-SW_HYS}			0.2		V
Enable (EN)						
EN rising threshold	V _{EN_RISING}		0.97	1.02	1.07	V
EN falling threshold	VEN_FALLING		0.80	0.85	0.90	V
EN hysteresis voltage	V _{EN_HYS}			170		mV
Soft Start (SS) and VCC						
Soft-start time	tss	EN high to PG high	4.5	6	7.5	ms
VCC voltage	Vcc	Ivcc = 0mA	4.7	5	5.3	V
VCC regulation		I _{VCC} = 30mA, AAM mode		1		%
VCC current limit	I _{LIMIT_VCC}	V _{CC} = 4V	50	65		mA
SYNC/MODE						
SYNC/MODE voltage rising threshold	V _{SYNC_RISING}		1.4			V
SYNC/MODE voltage falling threshold	VSYNC_FALLING				0.4	V
SYNC/MODE timeout	tmode	SYNC/MODE low to DCM		55	80	μs
SYNCIN clock range	fsync	Percentage of free-running frequency	90		110	% of fsw
SYNCIN clock locking time	tsync_lock	SYNC clock locking time			128	cycle
SYNCIN clock duty	D _{SYNC_DUTY}	SYNC clock duty for minimum input clock pulse width >40ns	20		80	%
fsw after SYNC		fsw accuracy compared to fsync	-5		+5	%



ELECTRICAL CHARACTERISTICS (continued)

 $V_{IN} = 12V$, $V_{EN} = 2V$, $T_J = -40$ °C to +150°C, typical values are at $T_J = 25$ °C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Power Good (PG)						
		V _{OUT} rising	93	94.5	96	% of V _{REF}
PG rising threshold	VPG_VTH_RISING	Vout falling	104	105.5	107	% of V _{REF}
	.,	Vout falling	91.5	93	94.5	% of V _{REF}
PG falling threshold	VPG_VTH_FALLING	V _{OUT} rising	105.5	107	108.5	% of V _{REF}
PG trip threshold hysteresis	V _{PG_VTH_HYS}			1.5		% of V _{REF}
PG low output voltage	V _{PG_LOW}	Isink = 1mA		0.1	0.3	V
PG start-up rising delay	tpg_r_delay			1.2		ms
PG rising deglitch time	t _{PG_R_DEGLITCH}			160		μs
PG falling deglitch time	tpg_f_deglitch			160		μs
Protections	•					
High-side (HS) current limit	ILIMIT_HS	Duty cycle = 30%	7.5	9.5	11.5	А
Low-side (LS) valley current limit	I _{LIMIT_LS}		4.7	6	7.3	А
Zero-current detection (ZCD) threshold	Izco	AAM mode	0	200		mA
Low-side (LS) reverse current limit	ILIMIT_REVERSE	FCCM		3		Α
Thermal shutdown (10)	T _{SD}		155	170	185	°C
Thermal shutdown hysteresis (10)	T _{SD_HYS}			20		°C


Note:


10) Guaranteed by design and characterization. Not tested in production.





TYPICAL CHARACTERISTICS


 $V_{IN} = 12V$, $T_J = -40$ °C to +150°C, unless otherwise noted.




















TYPICAL CHARACTERISTICS (continued)


 $V_{IN} = 12V$, $T_J = -40$ °C to +150°C, unless otherwise noted.


















TYPICAL CHARACTERISTICS (continued)

 $V_{IN} = 12V$, $T_J = -40$ °C to +150°C, unless otherwise noted.









TYPICAL PERFORMANCE CHARACTERISTICS

 V_{IN} = 12V, V_{OUT} = 5V, L = 1 μ H, f_{SW} = 2.2MHz, AAM mode, BIAS connected to V_{OUT} , T_{A} = 25°C, unless otherwise noted.






 $V_{IN} = 12V$, $V_{OUT} = 5V$, L = 1 μ H, $f_{SW} = 2.2MHz$, AAM mode, BIAS connected to V_{OUT} , $T_A = 25$ °C, unless otherwise noted.






 V_{IN} = 12V, V_{OUT} = 5V, L = 1 μ H, f_{SW} = 2.2MHz, AAM mode, T_{A} = 25°C, BIAS connected to V_{OUT} , unless otherwise noted.






 $V_{IN} = 12V$, $V_{OUT} = 5V$, L = 1 μ H, $f_{SW} = 2.2MHz$, AAM mode, BIAS connected to V_{OUT} , $T_A = 25$ °C, unless otherwise noted.



© 2023 MPS. All Rights Reserved.




 V_{IN} = 12V, V_{OUT} = 5V, L = 1 μ H, f_{SW} = 2.2MHz, AAM mode, BIAS connected to V_{OUT} , T_A = 25°C, unless otherwise noted.






 V_{IN} = 12V, V_{OUT} = 5V, L = 1 μ H, f_{SW} = 2.2MHz, AAM mode, BIAS connected to V_{OUT} , T_A = 25°C, unless otherwise noted.






 V_{IN} = 12V, V_{OUT} = 5V, L = 1 μ H, f_{SW} = 2.2MHz, AAM mode, BIAS connected to V_{OUT} , T_A = 25°C, unless otherwise noted.




AAM mode, $V_{OUT} = 3.3V$, $f_{SW} = 2.2MHz$, $L = 1\mu H$ (DCR = $9.4m\Omega$)




Line Regulation

FCCM, $V_{OUT} = 3.3V$, $f_{SW} = 2.2MHz$, $L = 1\mu H$ (DCR = $9.4m\Omega$)




Line Regulation

AAM mode, $V_{OUT} = 5V$, $f_{SW} = 2.2MHz$, $L = 1\mu H (DCR = 9.4mQ)$




Line Regulation

FCCM, $V_{OUT} = 5V$, $f_{SW} = 2.2MHz$, $L = 1\mu H (DCR = 9.4m\Omega)$




Line Regulation

AAM mode, V_{OUT} = 3.3V, f_{SW} = 410kHz, L = 4.7 μ H (DCR = 15 $m\Omega$)




Line Regulation

FCCM, $V_{OUT} = 3.3V$, $f_{SW} = 410kHz$, $L = 4.7\mu H$ (DCR = $15m\Omega$)






 V_{IN} = 12V, V_{OUT} = 5V, L = 1 μ H, f_{SW} = 2.2MHz, AAM mode, BIAS connected to V_{OUT} , T_A = 25°C, unless otherwise noted.






 V_{IN} = 12V, V_{OUT} = 5V, L = 1 μ H, f_{SW} = 2.2MHz, AAM mode, BIAS connected to V_{OUT} , T_{A} = 25°C, unless otherwise noted.




Low-Dropout Mode

 $V_{OUT} = 5V, \, f_{SW} = 2.2 MHz, \, L = 1 \mu H \, \label{eq:VOUT} \\ (DCR = 9.4 m\Omega)$



Low-Dropout Mode

Vout = 5V, f_{SW} = 410kHz, L = 4.7 μ H (DCR = 15 $m\Omega$)






 $V_{IN} = 12V$, $V_{OUT} = 5V$, $I_{OUT} = 5A$, $L = 1\mu H^{(11)}$, $f_{SW} = 2.2MHz$, $T_A = 25^{\circ}C$, unless otherwise noted. (12)


CISPR25 Class 5 Peak Conducted Emissions

150kHz to 108MHz




CISPR25 Class 5 Average Conducted Emissions

150kHz to 108MHz




CISPR25 Class 5 Peak Radiated Emissions

150kHz to 30MHz




CISPR25 Class 5 Average Radiated Emissions

150kHz to 30MHz




CISPR25 Class 5 Peak Radiated Emissions

Horizontal, 30MHz to 1GHz



CISPR25 Class 5 Average Radiated Emissions

Horizontal, 30MHz to 1GHz






 V_{IN} = 12V, V_{OUT} = 5V, I_{OUT} = 5A, L = 1 μ H $^{(11)}$, f_{SW} = 2.2MHz, T_A = 25°C, unless otherwise noted. $^{(12)}$


CISPR25 Class 5 Peak Radiated Emissions

Vertical, 30MHz to 1GHz



CISPR25 Class 5 Average Radiated Emissions

Vertical, 30MHz to 1GHz



Notes:


- 11) Inductor part number: XEL4020-102MEB; DCR = $14.6m\Omega$.
- 12) The EMC test results are based on the application circuit with EMI filters (see Figure 17 on page 47).



 $V_{IN} = 12V$, $V_{OUT} = 5V$, $I_{OUT} = 5A$, $L = 4.7 \mu H^{(13)}$, $f_{SW} = 410 kHz$, $T_A = 25 °C$, unless otherwise noted. (14)


CISPR25 Class 5 Peak Conducted Emissions

150kHz to 108MHz




CISPR25 Class 5 Average Conducted Emissions

150kHz to 108MHz




CISPR25 Class 5 Peak Radiated Emissions

150kHz to 30MHz




CISPR25 Class 5 Average Radiated Emissions

150kHz to 30MHz




CISPR25 Class 5 Peak Radiated Emissions

Horizontal, 30MHz to 1GHz



CISPR25 Class 5 Average Radiated Emissions

Horizontal, 30MHz to 1GHz






 $V_{IN} = 12V$, $V_{OUT} = 5V$, $I_{OUT} = 5A$, $L = 4.7 \mu H^{(13)}$, $f_{SW} = 410 kHz$, $T_A = 25 ^{\circ}C$, unless otherwise noted. (14)


CISPR25 Class 5 Peak Radiated Emissions

Vertical, 30MHz to 1GHz



CISPR25 Class 5 Average Radiated Emissions

Vertical, 30MHz to 1GHz




Notes:

- 13) Inductor part number: XEL6060-472MEB/C; DCR = $15.02m\Omega$.
- 14) The EMC test results are based on the application circuit with EMI filters (see Figure 18 on page 48).




 V_{IN} = 12V, V_{OUT} = 5V, L = 1 μ H, f_{SW} = 2.2MHz, AAM mode, T_A = 25°C, unless otherwise noted.




© 2023 MPS. All Rights Reserved.

26







































FUNCTIONAL BLOCK DIAGRAM




Figure 3: Functional Block Diagram (Adjustable Output)



FUNCTIONAL BLOCK DIAGRAM (continued)




Figure 4: Functional Block Diagram (Fixed Output)



OPERATION

The MPQ4325/4325J is a synchronous, step-down switching regulator with an integrated, internal high-side MOSFET (HS-FET) and low-side MOSFET (LS-FET). It provides up to 5A of highly efficient output current (I_{OUT}) with peak current mode control.

The MPQ4325/4325J features a wide input voltage (V_{IN}) range, configurable 200kHz to 2.5MHz switching frequency (f_{SW}), internal soft start (SS), and precise current limiting. Its very low operational quiescent current (I_{Q}) makes the MPQ4325/4325J well-suited for battery-powered applications.

Pulse-Width Modulation (PWM) Control

At moderate to high output currents, the MPQ4325/4325J operates with fixed-frequency, peak current mode control to regulate the output voltage (V_{OUT}). A pulse-width modulation (PWM) cycle is initiated by the internal clock. At the clock's rising edge, the HS-FET turns on and remains on until the control signal reaches the value set by the internal COMP voltage (V_{COMP}).

When the HS-FET is off, the LS-FET turns on immediately and remains on until the next cycle starts or until the inductor current (I_L) drops below the zero-current detection (ZCD) threshold. The LS-FET remains off for at least the minimum off time (t_{OFF_MIN}) before the next cycle starts.

If the current in the HS-FET cannot reach the value set by V_{COMP} within one PWM period, then the HS-FET remains on and skips a turn-off operation. The HS-FET is forced off until the current reaches the value set by V_{COMP} , or once its $7\mu s$ maximum on time (t_{ON_MAX}) is reached. This mode extends the duty cycle, which achieves low dropout when $V_{IN} \approx V_{OUT}$.

Mode Selection and Light-Load Operation

The MPQ4325/4325J provides forced continuous conduction mode (FCCM), advanced asynchronous modulation (AAM) mode, and on the fly mode selection (see Figure 5).




Figure 5: AAM Mode and FCCM

Under light-load conditions, the MPQ4325/4325J can work in two different modes by setting the state of the SYNC/MODE pin.

If SYNC/MODE is pulled above 1.4V or an external clock is used, then the MPQ4325/4325J enters FCCM. In FCCM, the device works with a fixed frequency from no-load to full-load conditions. The advantage of FCCM is the constant frequency and lower output ripple at light loads.

If SYNC/MODE is pulled below 0.4V, then the MPQ4325/4325J enters AAM mode, which optimizes efficiency under light-load and no-load conditions.

The MPQ4325/4325J enters asynchronous operation as I_L approaches 0A under light-load conditions. If the load decreases further, V_{COMP} drops to its set value, and the device enters AAM mode. In AAM mode, the internal clock resets once V_{COMP} reaches its set value. The crossover time is used as a benchmark for the next clock. If the load increases and V_{COMP} exceeds its set value, the device operates in discontinuous conduction mode (DCM) or continuous conduction mode (CCM) with a constant f_{SW} .

Error Amplifier (EA)

The error amplifier (EA) compares the FB pin voltage (V_{FB}) with the internal reference voltage (V_{REF}) (typically 0.8V) and outputs a current proportional to the difference between the two voltages. This current charges the compensation network to form V_{COMP} , which controls the power MOSFET's duty cycle.



During normal operation, the minimum V_{COMP} is clamped to 0.9V, and the maximum V_{COMP} is clamped to 2V. If the IC shuts down, V_{COMP} is internally pulled down to ground.

Frequency Spread Spectrum (FSS)

The MPQ4325/4325J employs a 7.5kHz modulation frequency with a 128-step triangular profile to spread the internal oscillator frequency across a 20% (±10%) window. The steps vary with the set oscillator frequency to ensure that the exact f_{SW} steps cycle by cycle (see Figure 6).




Figure 6: Frequency Spread Spectrum

Sidebands are created by modulating f_{SW} via the triangle modulation waveform. The emission power of the fundamental f_{SW} and its harmonics is distributed into smaller pieces. This significantly reduces peak EMI noise.

Low-Dropout Operation

To improve dropout, the MPQ4325/4325J is designed to operate at close to 100% duty cycle when the BST-to-SW voltage exceeds 2.7V.

Once the device exits low-dropout mode, it initiates SS again to prevent V_{COMP} from rising too high during this period. Inductor spikes are minimized even if V_{IN} rapidly increases.

The effective duty cycle during the regulator's dropout period is mainly influenced by the voltage drops across the power MOSFET, the inductor resistance, the low-side (LS) diode, and the PCB resistance.

Soft Start (SS)

Soft start (SS) prevents V_{OUT} from overshooting during start-up, where the soft-start time (tss) is fixed internally.

Once t_{SS} starts, the SS voltage (V_{SS}) rises from 0V to 1.2V with a set slew rate. If V_{SS} drops below the 0.8V internal V_{REF} , then V_{SS} takes over and the EA uses V_{SS} as its reference. If V_{SS} exceeds V_{REF} , the EA uses V_{REF} as its reference. During t_{SS} , the converter operates in AAM mode for smooth SS regardless of the MODE setting.

During start-up through EN, the first pulse occurs after about 710 μ s. During this period, the VCC voltage (V_{CC}) is regulated, the internal bias is generated, and the compensator network is charged. After another 2.9ms, V_{OUT} ramps up and reaches its set value. SS is complete after another 2.3ms. PG is also pulled high after a 160 μ s deglitch.

Pre-Biased Start-Up

If V_{FB} exceeds V_{SS} during start-up ($V_{FB} > V_{SS}$ - 150mV), this means that the output has a prebiased voltage. Both the HS-FET and LS-FET remain off until V_{SS} exceeds V_{FB} .

VIN Over-Voltage Protection (OVP)

The MPQ4325/4325J can operate across a wide V_{IN} range up to 36V. If V_{IN} exceeds its overvoltage protection (OVP) rising threshold ($V_{\text{IN}_\text{OVP}_\text{RISING}}$) (typically 38V), then the device stops switching. If V_{IN} drops to the OVP falling threshold (typically 37V), then the device resumes switching and normal regulation. This ensures the device can survive in load dump conditions up to 42V.

Thermal Shutdown

Thermal shutdown is implemented to prevent the chip from thermal runaway. If the silicon die temperature exceeds its upper threshold (170°C), the power MOSFETs shut down. Once the temperature drops below its lower threshold (150°C), the thermal shutdown condition is removed and the chip starts up again.



Start-Up and Shutdown

If both V_{IN} and the EN voltage (V_{EN}) exceed their respective thresholds, the chip starts up. The reference block starts up first to generate a stable V_{REF} and reference currents. Then the internal regulator is enabled to provide a stable supply for the remaining circuitries.

When the internal supply rail is up, the LS-FET turns on to charge the BST pin if the voltage between BST and SW (V_{BST-SW}) does not exceed the BST refresh rising threshold (typically 2.7V).

The HS-FET remains off during this time. When the SS block is enabled, it first holds its SS output low to ensure that the remaining circuits are ready. Then the SS block slowly ramps up.

Three events can shut down the chip: EN going low, V_{IN} falling below its under-voltage lockout (UVLO) threshold, and thermal shutdown. During shutdown, the signaling path is blocked to avoid any fault triggering. Then V_{COMP} is pulled down and the floating driver disables the HS-FET.



APPLICATION INFORMATION




Figure 7: Typical Application Circuit (V_{OUT} = 5V, f_{SW} = 2.2MHz)

Table 1: Design Guide Index

Pin#	Pin Name	Component	Design Guide Index	
1, 13	PGND		Ground Connection (PGND, Pins 1 and 13; AGND, Pin 7)	
2, 12	VIN	C1A, C1B, C1C, C1D	Selecting the Input Capacitors (VIN, Pins 2 and 12)	
3	BST	R4, C3	Floating Driver and Bootstrap Charging (BST, Pin 3)	
4	SYNC/		SYNC Input and MODE Selection (SYNC/MODE, Pin 4)	
	MODE			
5	BIAS		External Bias for Low Quiescent Current (BIAS, Pin 5)	
6	VCC	C4	Input Bias Supply (VCC, Pin 6)	
7	AGND		Ground Connection (PGND, Pins 1 and 13; AGND, Pin 7)	
8	FB	R5, R6, C5	Feedback (FB, Pin 8)	
9	FREQ	R3	Setting the Switching Frequency (f _{SW}) (FREQ, Pin 9)	
10	PG	R7	Power Good (PG) Indicator (PG, Pin 10)	
11	EN	R1, R2	Enable (EN) and Under-Voltage Lockout (UVLO) (EN, Pin 11)	
14	SW	L1, C2A, C2B	Selecting the Inductor and Output Capacitors (SW, Pin 14)	



Ground Connection (PGND, Pins 1 and 13; AGND, Pin 7)

See the PCB Layout Guidelines section on page 44 for more details.

Selecting the Input Capacitors (VIN, Pins 2 and 12)

The step-down converter has a discontinuous input current (I_{IN}) and requires a capacitor to supply AC current to the converter while maintaining the DC V_{IN} . Use low-ESR capacitors for the best performance. Ceramic capacitors with X5R or X7R dielectrics are highly recommended due to their low ESR and small temperature coefficients.

For most applications, a $4.7\mu F$ to $10\mu F$ capacitor is sufficient. It is strongly recommended to use an additional, lower-value capacitor (e.g. $0.1\mu F$) with a small package size (0603) to absorb high-frequency switching noise. Place the smaller capacitor as close to VIN and PGND as possible.

Since the input capacitor (C_{IN}) absorbs the input switching current, it requires an adequate ripple current rating. The RMS current in C_{IN} (I_{CIN}) can be estimated with Equation (1):

$$I_{CIN} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})}$$
 (1)

The worst-case condition occurs at $V_{IN} = 2 x V_{OUT}$, which can be calculated with Equation (2):

$$I_{CIN} = \frac{I_{LOAD}}{2} \tag{2}$$

For simplification, choose C_{IN} with an RMS current rating greater than half of the maximum load current (I_{LOAD_MAX}). C_{IN} can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, add a small, high-quality ceramic capacitor (e.g. $0.1\mu F$) as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide a sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple (ΔV_{IN}) caused by the capacitance can be estimated with Equation (3):

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_{SW} \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (3)

Floating Driver and Bootstrap Charging (BST, Pin 3)

The bootstrap (BST) capacitor (C3, also called CBST) is recommended to be between $0.1\mu F$ and $0.22\mu F$.

It is not recommended to place a resistor (R_{BST}) in series with C_{BST} , unless there is a strict EMI requirement. R_{BST} reduces EMI and voltage stress at high input voltages. A higher resistance is better for reducing switching spike but compromises efficiency. If necessary, R_{BST} should be less than 5Ω .

The voltage between the BST and SW pins (V_{BST-SW}) is regulated to about 5V by the dedicated internal bootstrap regulator. If V_{BST-SW} drops below its regulated value, then a N-channel MOSFET pass transistor connected between VCC and BST turns on to charge C_{BST} . The external circuit should provide enough voltage headroom to facilitate charging.

When the HS-FET is on, V_{BST} exceeds V_{CC} so C_{BST} cannot charge. At higher duty cycle operation, the time available for bootstrap charging is shorter, meaning C_{BST} may not be charged sufficiently. If the external circuit has an insufficient voltage and time to charge C_{BST} , additional external circuitry can be used to ensure that V_{BST} remains within its normal operation region.

If V_{BST} reaches its UVLO threshold, then the HS-FET turns off, and the LS-FET turns on for $t_{OFF\ MIN}$ to refresh V_{BST} via the set f_{SW} .

SYNC Input and MODE Selection (SYNC/MODE, Pin 4)

f_{SW} can be synchronized to the rising edge of a clock signal applied at SYNCIN. The recommended SYNCIN frequency range is between 200kHz and 2.5MHz.

Switching can be synchronized to an external clock within a SCYNCIN clock locking time (128 cycles), ranging from ±10% of the set clock frequency.

When SYNC/MODE is used for mode selection, pull this pin high to allow the part to enter FCCM; pull this pin low allow the part to enter AAM mode. Table 2 on page 40 shows the details for mode selection.



Table 2: Mode Selection

SYNC/MODE Input	Operation
<0.4V	AAM mode
>1.4V	FCCM
External clock in	FCCM

External Bias for Low Quiescent Current (BIAS, Pin 5)

BIAS is the external bias pin. When BIAS is connected to the 5V voltage, the internal LDO turns off, and a smaller input supply current enables higher efficiency. If the BIAS pin voltage (V_{BIAS}) exceeds 4.6V, the pin starts to work; if V_{BIAS} drops below 4.36V, the pin is disabled. For the 5V output version, connect BIAS to V_{OUT} directly. For the other lower (<4.6V) or higher (>6V) output versions, connect BIAS to the external 5V source to achieve a lower input supply current, or connect BIAS to ground to turn disable the bias function. It is recommended to avoid providing V_{BIAS} before V_{IN} .

Internal Bias Supply (VCC, Pin 6)

The VCC capacitance (C4) is recommended to be $1\mu F$.

Most of the internal circuitry is powered by the internal 5V VCC regulator. This regulator uses V_{IN} as its input and operates across the entire V_{IN} range. If V_{IN} exceeds 5V, then V_{CC} is in full regulation. If V_{IN} drops below 5V, then the VCC output degrades.

Feedback (FB, Pin 8)

For the adjustable-output version, the typical feedback voltage (V_{FB}) is 0.8V. The external resistor dividers (R5 and R6) connected to FB sets V_{OUT} (see Figure 8).




Figure 8: Feedback Divider Network for Adjustable-Output Version

R6 can be calculated with Equation (4):

$$R6 = \frac{R5}{\frac{V_{OUT}}{0.8V} - 1}$$
 (4)

Table 3 lists the recommended feedback resistances for common output voltages.

Table 3: Resistor Selection for Output Voltages

V _{OUT} (V)	R5 (kΩ)	R6 (kΩ)
3.3	100 (0.1%)	31.6 (0.1%)
5	100 (0.1%)	19.1 (0.1%)

For the fixed-output version, the FB resistor dividers (R_{FB1} and R_{FB2}) are integrated internally, (see Figure 9). Connect FB directly to the output to set V_{OUT} . The following fixed outputs can be selected: 1V, 1.8V, 2.5V, 3V, 3.3V, 3.8V, or 5V.




Figure 9: Feedback Divider Network for Fixed-Output Version

Table 4 shows the relationship between the internal R_{FB} and V_{OUT} .


Table 4: RFB vs. Vout

V _{OUT} (V)	R _{FB1} (kΩ)	R_{FB2} (k Ω)
1	64	256
1.8	320	256
2.5	544	256
3	704	256
3.3	800	256
3.8	960	256
5	1344	256


Setting the Switching Frequency (f_{SW}) (FREQ, Pin 9)

A frequency resistor (R3, also called R_{FREQ}) can be used to set f_{SW} (see Figure 10 on page 41).





 $f_{SW} = 200kHz$ to 1000kHz



 $R_{\text{FREQ}} \left(k\Omega \right)$ $f_{\text{SW}} = 1000 \text{kHz to } 2500 \text{kHz}$ $Figure \ 10: \ f_{\text{SW}} \ \text{vs.} \ R_{\text{FREQ}}$

Table 5 shows the relationship between f_{SW} and R_{FREQ} .

Table 5: fsw vs. RFREQ

R _{FREQ} (kΩ)	fsw (kHz)
7.87	2500
8.66	2200
14.3	1500
18.7	1060
19.6	1000
24.9	800
34.8	590
43.2	470
49.9	410
52.3	400
56.2	370
62	340
84.5	255
100	210

Power Good (PG) Indicator (PG, Pin 10)

The power good (PG) resistor (R7, also called R_{PG}) is recommended to have a resistance of about $100k\Omega$.

The MPQ4325/4325J includes an open-drain PG output that indicates whether V_{OUT} is within a

specific window of its nominal value.

If PG is used, connect it to a logic high power source in the system via a pull-up resistor. If V_{OUT} is within 94.5% to 105.5% of the nominal voltage, PG goes high; if V_{OUT} exceeds 107% or drops below 93% of the nominal voltage, PG goes low. Float PG if it is not used.

Enable (EN) and Under-Voltage Lockout (UVLO) (EN, Pin 11)

EN is a digital control pin that turns the regulator on and off.

Enabled by an External Logic High/Low Signal

If V_{EN} reaches about 0.7V, the bandgap (BG) does not turn on until V_{IN} exceeds about 2.7V. The BG then provides an accurate V_{REF} for the EN threshold. Pull EN above its rising threshold (1.02V) to enable the device. Pull EN below 0.85V to shut down the device. There is no internal pull-up or pull-down resistor connected to EN. Do not float EB to avoid uncertain states. If the control signal cannot give an accurate high or low logic, then an external pull-up or pull-down resistor is required.

Configurable V_{IN} Under-Voltage Lockout (UVLO)

The MPQ4325/4325J has an internal, fixed UVLO threshold. The rising threshold is 3.7V, and the falling threshold is about 2.9V. For applications that require a higher UVLO level, place an external resistor divider between VIN and EN to raise the equivalent UVLO threshold (see Figure 11).




Figure 11: Adjustable UVLO via the EN Divider

The UVLO rising threshold ($V_{IN_UVLO_RISING}$) can be calculated with Equation (5):

$$V_{\text{IN_UVLO_RISING}} = \left(1 + \frac{R1}{R2}\right) \times V_{\text{EN_RISING}}$$
 (5)



Where $V_{EN\ RISING}$ is 1.02V.

The UVLO falling threshold (VIN UVLO FALLING) can be calculated with Equation (6):

$$V_{\text{IN_UVLO_FALLING}} = (1 + \frac{R1}{R2}) \times V_{\text{EN_FALLING}}$$
 (6)

Where V_{EN FALLING} is 0.85V.

If EN is not used to turn the device on and off, connect EN to a high-voltage source (e.g. VIN) to turn the device on by default.

Selecting the Inductor and Output Capacitors (SW, Pin 14)

The inductance (L) can be calculated with Equation (7):

$$L = \frac{V_{OUT}}{f_{SW} \times \Delta I_L} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (7)

Where ΔI_{\perp} is the peak-to-peak inductor ripple current.

A 1µH to 10µH inductor with a DC current rating at least 25% higher than the maximum load current is recommended for most applications. For higher efficiency, choose an inductor with a lower DC resistance. A larger-value inductor results in less ripple current and a lower output ripple voltage; however, it also has a larger physical size, higher series resistance, and lower saturation current. A small-size provides benefits for EMI. A good rule for determining the inductance is to allow the inductor ripple current to be approximately 30% of the maximum load current.

The peak inductor current (ILP) can be calculated with Equation (8):

$$I_{L_{-PEAK}} = I_{LOAD} + \frac{V_{OUT}}{2 \times f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (8)

Choose an inductor that does not saturate under IL PEAK.

Peak and Valley Current Limits

Both the HS-FET and LS-FET have cycle-bycycle current limit protection. If IL reaches the high-side (HS) peak current limit (typically 9.5A) while the HS-FET is on, then the HS-FET is immediately forced off to prevent the current from rising further.

When the LS-FET is on, the next clock's rising edge is held until I drops below the LS valley current limit (typically 6A). Once the HS-FET turns on again. In drops to a sufficiently low value. This current limit scheme prevents current runaway if an overload or short-circuit event occurs.

Short-Circuit Protection (SCP)

If the output is shorted to ground, and V_{OUT} drops below 70% of its nominal output, then the MPQ4325/4325J shuts down momentarily and discharges V_{SS}. Once V_{SS} is fully discharged, the device initiates SS. This hiccup process is repeated until the fault is removed.

During hiccup period, if V_{FB} reaches 50% of the internal V_{REF}, the device triggers short-circuit protection (SCP) recovery and initiates SS to avoid large spikes. When applying SCP function, V_{IN} is recommended to be lower than 24V.

The output voltage ripple (ΔV_{OUT}) can be estimated with Equation (9):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times (R_{\text{ESR}} + \frac{1}{8 \times f_{\text{SW}} \times C_{\text{OUT}}})$$
(9)

Where R_{ESR} is the equivalent series resistance (ESR) of the output capacitor (C_{OUT}).

C_{OUT} maintains the DC V_{OUT}. Use ceramic, tantalum, or low-ESR electrolytic capacitors. For the best results, use low-ESR capacitors to keep ΔV_{OUT} low.

For ceramic capacitors, the capacitance dominates the impedance at fsw and causes the majority of ΔV_{OUT} . For simplification, ΔV_{OUT} can be estimated with Equation (10):

$$\Delta V_{OUT} = \frac{V_{OUT}}{8 \times f_{SW}^2 \times L \times C_{OUT}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (10)

For tantalum or electrolytic capacitors, the ESR the impedance dominates at f_{SW} . simplification, ΔV_{OUT} can be estimated with Equation (11):

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}}) \times R_{ESR}$$
 (11)

When selecting C_{OUT}, consider the allowable overshoot in V_{OUT} if the load is suddenly removed. In this scenario, energy stored in the inductor is transferred to C_{OUT}, causing its voltage to rise. To



achieve an optimal overshoot relative to the regulated voltage, Cout can be estimated with Equation (12):

$$C_{OUT} = \frac{(I_{OUT})^2 \times L}{(V_{OUT})^2 \times ((V_{OUT} \text{ MAX} / (V_{OUT})^2) - 1)}$$
(12)

Where V_{OUT} MAX / V_{OUT} is the allowable maximum overshoot.

After calculating the capacitance that meets both the ripple and overshoot needs, choose the larger capacitance.

The C_{OUT} characteristics also affect the stability of the regulation system. The MPQ4325/4325J can be optimized for a wide range of capacitances and ESR values.

Output Over-Voltage Protection (OVP) and Discharge

If V_{OUT} exceeds 130% of its nominal regulation value, the MPQ4325/4325J stops switching. An internal 75Ω discharge path from FB to ground discharges V_{OUT}. This discharge path is only activated if the output is fixed. Once V_{OUT} drops back to 125% of its nominal voltage, the discharge path is disabled, and the device resumes switching.

For the fixed-output version, the V_{OUT} discharge path is also activated if a shutdown through EN occurs. Once V_{CC} drops to its UVLO threshold, the discharge path is disabled.




PCB Layout Guidelines (15)

Efficient PCB layout, especially for input capacitor placement, is critical for stable operation. A 4-layer layout is strongly recommended to achieve improved thermal performance. For the best results, refer to Figure 12 and follow the guidelines below:


- Place symmetric input capacitors as close to VIN and PGND as possible.
- 2. Connect a large ground plane directly to PGND.
- 3. If the bottom layer is a ground plane, add vias near PGND.
- 4. Ensure that the high-current paths at ground and VIN have short, direct, and wide traces.
- Place the ceramic input capacitor, especially the small package size (0603) input bypass capacitor, as close to VIN and PGND as possible to minimize high-frequency noise.
- Keep the connection between the input capacitor and VIN as short and wide as possible.
- Place the VCC capacitor as close to VCC and AGND as possible.
- 8. Route SW and BST away from sensitive analog areas, such as FB.
- Reduce the SW node routing size for improved EMI.
- 10. Place the feedback resistors close to the chip to ensure that the trace connected to FB is as short as possible.
- 11. Use multiple vias to connect the power planes to the internal layers.

Note:


15) The recommended PCB layout is based on Figure 13 on page 45




Top Layer



Mid-Layer 1



Mid-Layer 2



Bottom Layer
Figure 12: Recommended PCB Layout



TYPICAL APPLICATION CIRCUITS




Figure 13: Typical Application Circuit (Vout = 5V, fsw = 2.2MHz)




Figure 14: Typical Application Circuit (V_{OUT} = 3.3V, f_{SW} = 2.2MHz)



TYPICAL APPLICATION CIRCUITS (continued)




Figure 15: Typical Application Circuit (Vout = 5V, fsw = 410kHz)




Figure 16: Typical Application Circuit (V_{OUT} = 3.3V, f_{SW} = 410kHz)



TYPICAL APPLICATION CIRCUITS (continued)




Figure 17: Typical Application Circuit (V_{OUT} = 5V, f_{SW} = 2.2MHz with EMI Filters)



TYPICAL APPLICATION CIRCUITS (continued)






Figure 18: Typical Application Circuit (Vout = 5V, fsw = 410kHz with EMI Filters)



PACKAGE INFORMATION


QFN-14 (4mmx4mm) Wettable Flank






TOP VIEW


BOTTOM VIEW





SIDE VIEW

SECTION A-A



RECOMMENDED LAND PATTERN


NOTE:


- 1) THE LEAD SIDE IS WETTABLE.
- 2) ALL DIMENSIONS ARE IN MILLIMETERS.
- 3) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.



PACKAGE INFORMATION (continued)

QFN-16 (4mmx4mm) Wettable Flank






TOP VIEW

BOTTOM VIEW



SIDE VIEW



0.80 1.00 0.20 REF 0.15


SECTION A-A

NOTE:

- 1) THE LEAD SIDE IS WETTABLE.
- 2) ALL DIMENSIONS ARE IN MILLIMETERS.
- 3) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.



CARRIER INFORMATION



Part Number	Package Description	Quantity/ Reel	Quantity/ Tube (16)	Quantiy/ Tray (16)	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
MPQ4325GRE-Z	QFN-14 (4mmx4mm)	5000	N/A	N/A	13in	12mm	8mm
MPQ4325GRE- AEC1-Z	QFN-14 (4mmx4mm)	5000	N/A	N/A	13in	12mm	8mm
MPQ4325JGRE- AEC1-Z	QFN-16 (4mmx4mm)	5000	N/A	N/A	13in	12mm	8mm

Note

¹⁶⁾ N/A indicates "not available" in tube and tray. For 500-piece tape & reel prototype quantities, contact the factory. (The order code for a 500-piece partial reel order is "-P"; tape & reel dimensions are the same as the full reel.)



REVISION HISTORY

Revision #	Revision Date	Description	Pages Updated
1.0	9/13/2023	Initial Release	-

Notice: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.