MPQ4320C



42V Load Dump Tolerant, 0.5A, Ultra-Compact, Synchronous Step-Down Converter, AEC-Q100 Qualified

DESCRIPTION

The MPQ4320C is a configurable-frequency (350kHz to 2.5MHz) synchronous, step-down switching converter with integrated internal high-side and low-side power MOSFETs (HS-FET and LS-FET, respectively). The device provides up to 0.5A of highly efficient output current (I_{OUT}) with peak current mode control.

The wide 3.3V to 36V input voltage (V_{IN}) range and 42V load dump tolerance accommodates a variety of step-down applications in automotive input environments. A 1 μ A shutdown current (I_{SD}) allows the device to be used in batterypowered applications.

An open-drain power good (PG) signal indicates whether the output is within 94.5% to 105.5% of its nominal voltage.

Frequency foldback helps prevent inductor current (I_L) runaway during start-up. Thermal shutdown provides reliable, fault-tolerant operation. High duty cycle and low-dropout (LDO) mode are provided for automotive cold-crank conditions.

The MPQ4320C is available in a QFN-12 (2mmx3mm) package with wettable flanks or a QFN-12 (3mmx4mm) package with wettable flanks, and is AEC-Q100 qualified.

FEATURES

- Designed for Automotive Applications:
 - Survives 42V Load Dump
 - Supports 3.1V Cold Crank
 - Up to 0.5A of Continuous Output Current (I_{OUT})
 - Continuous Operation Up to 36V
 - -40°C to +150°C Junction Temperature (T_J) Range

FEATURES (continued)

- Increases Battery Life:
 1µA Shutdown Supply Current (I_{SD})
- High Performance for Improved Thermals:
 - Integrated 70mΩ High-Side and 50mΩ Low-Side MOSFETs (HS-FET and LS-FET, Respectively)
 - 65ns Minimum On Time (t_{ON_MIN})
 - 50ns Minimum Off Time (t_{OFF_MIN})
- Optimized for EMC/EMI:
 - Frequency Spread Spectrum (FSS) Modulation
 - Symmetric VIN Pinout
 - o CISPR25 Class 5 Compliant
 - 350kHz to 2.5MHz Configurable Switching Frequency (f_{SW})
 - MeshConnect[™] Flip-Chip Package
- Additional Features:
 - Power Good (PG) Output
 - Forced Continuous Conduction Mode (FCCM)
 - Low-Dropout (LDO) Mode
 - Fixed Output Options ⁽¹⁾: 1V, 1.8V, 2.5V, 3V, 3.3V, 3.8V, 5V
 - Hiccup Over-Current Protection (OCP)
 - Available in a QFN-12 (2mmx3mm) or QFN-12 (3mmx4mm) Package
 - Available in a Wettable Flank Package
 - Available in AEC-Q100 Grade 1

APPLICATIONS


- Automotive Infotainment
- Automotive Clusters
- Advanced Driver Assistance Systems (ADAS)
- Industrial Power Systems

Note:

See the Ordering Information section on page 3 for details regarding the fixed-output versions. Additional output voltages may be available. Contact MPS for details.

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

TYPICAL APPLICATION









Figure 2: Typical Application (Fixed Output)





ORDERING INFORMATION

Part Number ⁽²⁾ *	Package	Top Marking	MSL Rating**
MPQ4320CGDE-AEC1***	QFN-12 (2mmx3mm)	See Below	1
MPQ4320CGLE-AEC1***	QFN-12 (3mmx4mm)	See Below	1

* For Tape & Reel, add suffix -Z (e.g. MPQ4320CGDE-AEC1-Z).

**Moisture Sensitivity Level Rating

***Wettable flank

Note:

2) Additional output voltages may be available. Contact MPS for details.

TOP MARKING (MPQ4320CGDE-AEC1)

BTR

YWW

 $\mathbf{L}\mathbf{L}\mathbf{L}\mathbf{L}$


BTR: Production code of MPQ4320CGDE-AEC1 Y: Year code WW: Week code LLLL: Lot number

TOP MARKING (MPQ4320CGLE-AEC1)

MPYW
<u>4</u> 320
CLLL
E

MP: MPS prefix Y: Year code W: Week code 4320C: Part number LLL: Lot number E: Wettable flank





PACKAGE REFERENCE

PIN FUNCTIONS

Pin #	Name	Description
1, 11	PGND	Power ground.
2, 10	VIN	Input supply. The VIN pins supply power to the internal control circuitry and the power MOSFET connected to the SW pin. The two VIN pins are connected internally. Place a decoupling capacitor connected to PGND as close as possible to each VIN pin to minimize switching spikes.
3	BOOT	Bootstrap. The BOOT pin is the positive power supply for the high-side MOSFET (HS-FET) driver connected to SW. Connect a bypass capacitor between the BOOT and SW pins.
4	FREQ	Switching frequency configuration. Connect a resistor between the FREQ pin and AGND to set the switching frequency (f_{SW}).
5	VCC	Bias supply. The VCC pin is the output of the internal regulator that supplies power to the internal control circuitry and gate drivers. Place a >1 μ F decoupling capacitor between VCC and AGND, as close as possible to the VCC pin.
6	AGND	Analog ground.
7	FB	Feedback input. For the fixed-output versions, connect FB directly to the output voltage (V_{OUT}). For the adjustable-output version, connect FB to the middle point of the external feedback divider between the output and AGND to set V_{OUT} .
8	PG	Power good output. The PG pin is an open-drain output. If PG is used, connect PG to a power source via a pull-up resistor. If V_{OUT} is within 94.5% to 105.5% of the nominal voltage, then PG goes high. If V_{OUT} exceeds 107% or drops below 93% of the nominal voltage, then PG goes low. Float PG if not used.
9	EN	Enable. Pull EN above 1.02V to turn the converter on; pull the EN pin below 0.85V to turn it off. EN does not require an internal pull-up or pull-down resistor. Do not float EN.
12	SW	Switch node. The SW pin is the source of the HS-FET and the drain of the low-side MOSFET (LS-FET).

ABSOLUTE MAXIMUM RATINGS (3)

VIN, EN42V for automotive load dump ⁽⁴⁾
VIN, EN0.3V to +40V
SW0.3V to V _{IN(MAX)} + 0.3V
BOOT
FREQ, VCC 5.5V
All other pins0.3V to +6V
Continuous power dissipation ($T_A = 25^{\circ}C$) ⁽⁵⁾
QFN-12 (2mmx3mm)
QFN-12 (3mmx4mm) 3.6W ⁽¹⁰⁾
Operating junction temperature150°C
Lead temperature260°C
Storage temperature65°C to +150°C

ESD Ratings

Human body model (HB	M)	Class 2 ⁽⁶⁾
Charged-device model ((CDM)	Class C2b ⁽⁷⁾

Recommended Operating Conditions

Supply voltage (V _{IN})	3.3V to 36V
Minimum V _{IN} for start-up	3.9V
Minimum V _{IN} after start-up	3.1V
Output voltage (V _{OUT})).8V to 0.95 x V _{IN}
Operating junction temp (T _J)	
	40°C to +150°C

Thermal Resistance θ_{JA} θ_{JC}

QFN-12 (2mmx3mm)			
JESD51-7	60	.7.3	°C/W ⁽⁸⁾
EVQ4320C-D-00A	35.5		°C/W ⁽⁹⁾
QFN-12 (3mmx4mm)			
JESD51-7	50		°C/W ⁽⁸⁾
EVQ4320C-L-00A	.34.3		°C/W ⁽¹⁰⁾

Ψ_{JT}

QFN-12 (2mmx3mm)	
JESD51-7	1.1°C/W ⁽⁸⁾
EVQ4320C-D-00A	3.5°C/W ⁽⁹⁾
QFN-12 (3mmx4mm)	
JESD51-7	1.2°C/W ⁽⁸⁾
EVQ4320C-L-00A	3.7°C/W ⁽¹⁰⁾

Notes:

- Absolute maximum ratings are rated under room temperature, unless otherwise noted. Exceeding these ratings may damage the device.
- 4) Refer to ISO16750.
- 5) The maximum allowable power dissipation is a function of the maximum junction temperature, T_J (MAX), the junction-toambient thermal resistance, θ_{JA} , and the ambient temperature, T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX) - T_A) / θ_{JA} . Exceeding the maximum allowable power dissipation can cause excessive die temperature, and the device may go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 6) Per AEC-Q100-002.
- 7) Per AEC-Q100-011.
- 8) Measured on a JESD51-7, 4-layer PCB. The values given in this table are only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application, the value of $\theta_{\rm JC}$ shows the thermal resistance from junction-to-case bottom, and the value of $\Psi_{\rm JT}$ shows the characterization parameter from junction-to-case top.
- 9) Measured on an MPS MPQ4320CGDE standard EVB: 8.3cmx8.3cm, 2oz copper thickness, 4-layer PCB. The value of $\Psi_{\rm JT}$ shows the characterization parameter from junction-to-case top.
- 10) Measured on an MPS MPQ4320CGLE standard EVB: 8.3cmx8.3cm, 2oz copper thickness, 4-layer PCB. The value of $\Psi_{\rm JT}$ shows the characterization parameter from junction-to-case top.

ELECTRICAL CHARACTERISTICS

$V_{IN} = 12V$, $V_{EN} = 2V$, $T_J = -40^{\circ}C$ to +150°C, typical values are at $T_J = 25^{\circ}C$, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Input Supply		·	-	- -		
V _{IN} under-voltage lockout (UVLO) rising threshold	VIN_UVLO_RISING		3.4	3.65	3.9	V
V _{IN} UVLO falling threshold	Vin_uvlo_falling		2.6	2.9	3.1	V
VIN UVLO hysteresis	VIN_UVLO_HYS			750		mV
VIN active switching current ⁽¹¹⁾		FCCM, no load		1200		μA
VIN shutdown current	Isd	$V_{EN} = 0V$		1	10	μA
V _{IN} over-voltage protection (OVP) rising threshold	VIN_OVP_RISING		35.5	37.5	40	V
V _{IN} OVP falling threshold	VIN_OVP_FALLING		34.5	36.5	39	V
VIN OVP hysteresis	VIN_OVP_HYS			1		V
Switches and Frequency	/			r	r	1
Internal switching		$R_{FREQ} = 86.6 k\Omega$	332	415	498	kHz
frequency without frequency spread	fsw	$R_{FREQ} = 34.8 k\Omega$	900	1000	1100	kHz
spectrum (FSS)		$R_{FREQ} = 15k\Omega$	1980	2200	2420	kHz
FSS span				±10		%
FSS modulation frequency				15		kHz
Minimum on time ⁽¹¹⁾	ton_min			65	80	ns
Minimum off time (11)	toff_min			50		ns
Maximum duty cycle	D _{MAX}		98	99.5		%
Switch lookage current				0.01	1	μA
Switch leakage current	Isw_lkg	$V_{EN} = 0V$, $V_{SW} = V_{BOOT} = 0V$ or V_{IN} (T _J = -40°C to +150°C)		0.01	5	μA
High-side MOSFET (HS- FET) on resistance	R _{ON_HS}	V _{BOOT} - V _{SW} = 5V		70	130	mΩ
Low-side MOSFET (LS- FET) on resistance	Ron_ls	Vcc = 5V		50	90	mΩ
Enable (EN)						
EN rising threshold	V _{EN_RISING}		0.97	1.02	1.07	V
EN falling threshold	Ven_falling		0.8	0.85	0.9	V
EN threshold hysteresis	Ven_hys			170		mV
Output and Regulation						
FB voltage (adjustable-	V _{FB}	$T_J = 25^{\circ}C$	0.794	0.8	0.806	V
output version)	VFB	$T_{J} = -40^{\circ}C \text{ to } +150^{\circ}C$	0.79	0.8	0.81	V
FB input current	lfв	Adjustable-output version		0	100	nA
Vout discharge current	IDISCHARGE	$V_{EN} = 0V$, $V_{OUT} = 0.3V$	2	4		mA

ELECTRICAL CHARACTERISTICS (continued)

 $V_{IN} = 12V$, $V_{EN} = 2V$, $T_J = -40^{\circ}C$ to +150°C, typical values are at $T_J = 25^{\circ}C$, unless otherwise noted.


Parameter	Symbol	Condition	Min	Тур	Max	Units
воот					•	
BOOT - SW refresh rising	VBOOT_RISING			2.5	2.9	V
BOOT - SW refresh falling	VBOOT_FALLING			2.3	2.7	V
BOOT - SW refresh hysteresis	VBOOT_HYS			0.2		V
Soft Start (SS) and VCC						
Soft-start time	tss	EN high to SS finishes	3	5	7	ms
VCC voltage	Vcc	Ivcc = 0	4.7	5	5.3	V
VCC regulation		I _{VCC} = 30mA		1		%
VCC current limit	ILIMIT_VCC	$V_{CC} = 4V$	50	70		mA
Power Good (PG)						
PC riging throshold $(1/2, 1/2, 2)$	PG _{VTH_RISING}	Vout rising	93	94.5	96	- %
PG rising threshold (VFB / VREF)		Vout falling	104	105.5	107	
DC folling thread old $(1/(-/1)/-)$	$PG_{VTH_FALLING}$	Vout falling	91.5	93	94.5	
PG falling threshold (VFB / VREF)		Vout rising	105.5	107	108.5	,0
PG threshold hysteresis (V _{FB} / V _{REF})	PGvth_hys			1.5		
PG output voltage low	Vpg_low	Isink = 1mA		0.1	0.3	V
PG rising deglitch time	t _{PG_R}			70		μs
PG falling deglitch time	t _{PG_F}			60		μs
Protections						
High-side (HS) peak current limit	ILIMIT_HS	Duty cycle = 30%	0.8	1.35	2	А
Low-side (LS) valley current limit	ILIMIT_LS		0.5	1	1.5	А
LS reverse current limit	ILIMIT_REVERSE			3		А
Thermal shutdown (11)	T _{SD}		160	175	185	°C
Thermal shutdown hysteresis (11)	T _{SD_HYS}			20		°C

Note:

11) Not tested in production. Guaranteed by design and characterization.

TYPICAL CHARACTERISTICS


V_{IN} = 12V, unless otherwise noted.




MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2023 MPS. All Rights Reserved.


TYPICAL CHARACTERISTICS (continued)


 V_{IN} = 12V, unless otherwise noted.




TYPICAL PERFORMANCE CHARACTERISTICS











 V_{IN} = 12V, V_{OUT} = 5V, f_{SW} = 2.2MHz, L = 5.6µH, C_{OUT} = 22µF x 2, T_A = 25°C, unless otherwise noted.⁽¹²⁾










CISPR25 Class 5 Peak Radiated Emissions

Horizontal, 30MHz to 1GHz
















 $V_{IN} = 12V$, $V_{OUT} = 5V$, $f_{SW} = 2.2MHz$, $L = 5.6\mu$ H, $C_{OUT} = 22\mu$ F x 2, $T_A = 25^{\circ}$ C, unless otherwise noted.⁽¹²⁾




Note:

12) The EMC test results are based on the typical application circuit with EMI filters (see Figure 15 on page 36).


 $V_{IN} = 12V$, $V_{OUT} = 5V$, $f_{SW} = 415$ kHz, $L = 22\mu$ H, $C_{OUT} = 47\mu$ F x 2, $T_A = 25$ °C, unless otherwise noted.⁽¹³⁾








CISPR25 Class 5 Peak Radiated Emissions




CISPR25 Class 5 Average Conducted bissions JokHz to 108MHz






CISPR25 Class 5 Average Radiated Emissions






 $V_{IN} = 12V$, $V_{OUT} = 5V$, $f_{SW} = 415$ kHz, $L = 22\mu$ H, $C_{OUT} = 47\mu$ F x 2, $T_A = 25$ °C, unless otherwise noted.⁽¹³⁾




Note:


12) The EMC test results are based on the typical application circuit with EMI filters (see Figure 16 on page 37).


 V_{IN} = 12V, V_{OUT} = 5V, f_{SW} = 2.2MHz, L = 5.6µH, C_{OUT} = 22µF x 2, T_A = 25°C, unless otherwise noted.







Start-Up through VIN $I_{OUT} = 0A$ CH3: V_{IN} CH3: V_{IN} CH4: IL CH4: IL CH1: V_{SW} O(0) = 0 O(0) = 0O(0) = 0










MPQ4320C Rev. 1.0 4/4/2023 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2023 MPS. All Rights Reserved.

 V_{IN} = 12V, V_{OUT} = 5V, f_{SW} = 2.2MHz, L = 5.6µH, C_{OUT} = 22µF x 2, T_A = 25°C, unless otherwise noted.



Shutdown through EN


IOUT = 0A

CH3: EN


CH2: VOUT


CH1: Vsw


CH4: IL




Shutdown through EN














 $V_{IN} = 12V$, $V_{OUT} = 5V$, $f_{SW} = 2.2MHz$, $L = 5.6\mu$ H, $C_{OUT} = 22\mu$ F x 2, $T_A = 25^{\circ}$ C, unless otherwise noted.




















2.500 5M p


 $V_{IN} = 12V$, $V_{OUT} = 5V$, $f_{SW} = 2.2MHz$, $L = 5.6\mu$ H, $C_{OUT} = 22\mu$ F x 2, $T_A = 25^{\circ}$ C, unless otherwise noted.




Low-Dropout Mode












SCP Recovery











CH2: Vour CH2: Vour CH3: VIN CH4: IL CH1: Vsw CH1: Vsw











FUNCTIONAL BLOCK DIAGRAM





Figure 3: Functional Block Diagram (Adjustable-Output Version)





OPERATION

The MPQ4320C is a synchronous, step-down switching converter with integrated internal highside and low-side power MOSFETs (HS-FET and LS-FET, respectively). It can achieve up to 0.5A of highly efficient output current (I_{OUT}) with peak current mode control.

The device features wide input voltage (V_{IN}) range, configurable 350kHz to 2.5MHz switching frequency (f_{SW}), internal soft start (SS), and precision current limiting.

Pulse-Width Modulation (PWM) Control

At moderate to high output currents, the MPQ4320C operates with fixed-frequency, peak current mode control to regulate the output voltage (V_{OUT}). A pulse-width modulation (PWM) cycle is initiated by the internal clock. At the rising edge of the clock, the HS-FET turns on and remains on until the control signal reaches the value set by the internal COMP voltage (V_{COMP}).

When the HS-FET is off, the LS-FET turns on and remains on until the next cycle starts or until the inductor current (I_L) drops below the reverse current limit ($I_{LIMIT_REVERSE}$). The LS-FET remains off for at least the minimum off time (t_{OFF_MIN}) before the next cycle starts.

If the current in the HS-FET cannot reach the value set by V_{COMP} within one PWM period, then the HS-FET remains on and skips a turn-off operation. The HS-FET is forced off once it reaches the value set by V_{COMP} , or once its maximum on time (t_{ON_MAX}) (7µs) is complete. This mode extends the duty cycle, which achieves low dropout while $V_{IN} \approx V_{OUT}$.

Light-Load Operation

Under light-load conditions, the MPQ4320C operates in forced continuous conduction mode (FCCM). In this mode, the device works with a fixed frequency from no-load to full-load conditions. The advantages of FCCM include the controllable frequency and lower output ripple at light loads.

Error Amplifier (EA)

The error amplifier (EA) compares the feedback (FB) voltage (V_{FB}) to the internal reference voltage (V_{REF}) (typically 0.8V), and outputs a current proportional to the difference between

the two voltages. This current charges the compensation network to set V_{COMP} , which controls the power MOSFET's duty cycle.

During normal operation, the minimum V_{COMP} is clamped to 0.5V, and the maximum is clamped to 2V. If the IC shuts down, V_{COMP} is pulled down to AGND internally.

Frequency Spread Spectrum (FSS)

The MPQ4320C employs a 15kHz modulation frequency and a maximum 128-step triangular profile to spread the internal f_{SW} across a 20% (±10%) window. The steps vary with f_{SW} to ensure that the exact f_{SW} steps cycle by cycle (see Figure 5).




Figure 6: Frequency Spread Spectrum

Side bands are created by modulating f_{SW} via the triangle modulation waveform. The emission power of the fundamental f_{SW} and its harmonics are distributed into smaller pieces, which significantly reduces the peak EMI noise.

Soft Start (SS)

Soft start (SS) is implemented to prevent V_{OUT} from overshooting during start-up. The soft-start time (t_{SS}) is fixed internally.

Once SS is initiated, the soft-start voltage (V_{SS}) rises from 0V to 1.2V with a set slew rate. If V_{SS} drops below the internal V_{REF} (0.8V), then V_{SS} takes over and the EA uses V_{SS} as its reference. If V_{SS} exceeds V_{REF}, the EA uses V_{REF} as its reference.

During start-up through EN, the first pulse occurs after about 830 μ s. During this period, the VCC voltage (V_{CC}) is regulated, the internal bias is generated, and the compensation network is charged. After another 2.9ms, V_{OUT} ramps up and reaches its set value. SS is complete after another 1.5ms. PG is also pulled high after a 70 μ s delay.

Pre-Biased Start-Up

If V_{FB} exceeds V_{SS} during start-up, this means that the output has a pre-biased voltage. Both the HS-FET and LS-FET remain off until V_{SS} exceeds V_{FB} .

Thermal Shutdown

Thermal shutdown prevents the device from operating at exceedingly high temperatures and protects it from thermal runaway. If the die temperature exceeds its upper threshold (about 175°C), the device shuts down. Once the temperature drops below 155°C, the device restarts and resumes normal operation.

Peak and Valley Current Limits

Both the HS-FET and LS-FET feature cycle-bycycle current-limit protection. If I_{L} reaches the high-side (HS) peak current limit (typically 1.35A) while the HS-FET is on, then the HS-FET is forced off immediately to prevent the current from rising further.

When the LS-FET is on, the next clock's rising edge is held until I_{L} drops below the low-side (LS) valley current limit (typically 1A). This allows I_{L} to drop to a sufficiently low value when the HS-FET turns on again. This current limit scheme prevents current runaway if an overload or short-circuit event occurs.

Reverse Current Limit

The reverse current direction is from V_{OUT} to SW node. The $I_{LIMIT_REVERSE}$ threshold is 3A. Once I_L reaches the current limit, the LS-FET immediately turns off and the HS-FET turns on. The current limit prevents the negative current from dropping too low and potentially damaging the components.

Short-Circuit Protection (SCP)

If the output is shorted to ground and V_{OUT} drops below 70% of its nominal value, then the MPQ4320C shuts down and begins discharging V_{SS}. Once V_{SS} is fully discharged, the device restarts with a full soft start. This hiccup process repeats until the fault is removed.

Output Over-Voltage Protection (OVP) and Discharge

If V_{OUT} exceeds 130% of its nominal voltage, the MPQ4320C stops switching. An internal 75 Ω discharge path from FB to AGND discharges V_{OUT} . This discharge path is only active if the output is fixed. Once V_{OUT} drops below 125% of its nominal voltage, the discharge path is disabled and the part resumes normal operation.

For the fixed-output version, the V_{OUT} discharge path also activates if a shutdown through EN occurs while V_{CC} exceeds its under-voltage lockout (UVLO) rising threshold.

Start-Up and Shutdown

If both V_{IN} and the EN voltage (V_{EN}) exceed their respective thresholds, the IC starts up. The reference block starts up first to generate a stable V_{REF} and reference currents. Then the internal regulator is enabled to provide a stable supply for the remaining circuitries.

Once the internal supply rail is up, the internal circuits begin operating. If the BOOT voltage (V_{BOOT}) does not reach its refresh rising threshold (about 2.5V), then the LS-FET turns on to charge BOOT. The HS-FET remains off during this charging period. When the soft start block is enabled, V_{OUT} starts to ramp up slowly and smoothly until it reaches its target voltage. V_{OUT} should reach its target voltage within 5ms.

Three events can shut down the chip: EN going low, V_{IN} falling below its UVLO threshold, and thermal shutdown. During shutdown, the signaling path is blocked to avoid any fault triggering. Then V_{COMP} is pulled down and the floating driver disables the HS-FET.

APPLICATION INFORMATION

Figure 6 shows the MPQ4320C's typical application circuit.




Figure 6: Typical Application Circuit (Vout = 5V, fsw = 2.2MHz)

Pin #	Pin Name	Component	Design Guide Index
1, 11	PGND	-	GND Connection (GND, Pins 1, 6, and 11)
2, 10	VIN	C1A, C1B, C1C, C1D	Selecting the Input Capacitors (VIN, Pins 2 and 10)
3	BOOT	R4, C4	Floating Driver and Bootstrap Charging (BOOT, Pin 3)
4	FREQ	R3	Setting the Switching Frequency (FREQ, Pin 4)
5	VCC	C3	Internal VCC (VCC, Pin 5)
6	AGND	-	GND Connection (GND, Pins 1, 6, and 11)
7	FB	R5, R6	Feedback (FB, Pin 7)
8	PG	R7	Power Good (PG) Indicator (PG, Pin 8)
9	EN	R1, R2	Enable and Under-Voltage Lockout (UVLO) (EN, Pin 9)
12	SW	L1, C2A, C2B	Selecting the Inductor (SW, Pin 12) Selecting the Output Capacitors (SW, Pin 12)

Table	1:	Design	Guide	Index
Table	•••	Design	Guiac	macx

GND Connection (GND, Pins 1, 6, and 11)

See the PCB Layout Guidelines on page 33 for more details.

Selecting the Input Capacitors (VIN, Pins 2 and 10)

The step-down converter has a discontinuous input current, and requires a capacitor to supply AC current to the converter while maintaining the DC input voltage. For the best performance, use low-ESR capacitors. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients.

For most applications, a 4.7μ F to 10μ F capacitor is sufficient. It is strongly recommended to use an additional, lower-value capacitor (e.g. 0.1μ F) with a small package size (e.g. 0603) to absorb high-frequency switching noise. Place the smaller capacitor as close to VIN and PGND as possible.

Since the input capacitor (C_{IN}) absorbs the input switching current, it requires an adequate ripple current rating. The RMS current in C_{IN} (I_{CIN}) can be estimated with Equation (1):

$$I_{\text{CIN}} = I_{\text{LOAD}} \times \sqrt{\frac{V_{\text{OUT}}}{V_{\text{IN}}} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}})} \qquad (1)$$

The worst-case condition occurs at $V_{IN} = 2 x$ V_{OUT} , which can be calculated with Equation (2):

$$I_{CIN} = \frac{I_{LOAD}}{2}$$
(2)

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current (I_{LOAD_MAX}). C_{IN} can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, add a small, high-quality ceramic capacitor (e.g. 0.1μ F) as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide a sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple (ΔV_{IN}) caused by the capacitance can be estimated with Equation (3):

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_{SW} \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
(3)

Floating Driver and Bootstrap Charging (BOOT, Pin 3)

The bootstrap capacitor (C4, also called C_{BOOT}) is recommended to be between 22nF and 100nF.

It is not recommended to place a resistor (R_{BOOT}) in series with C_{BOOT} , unless there is a strict EMI requirement. R_{BOOT} reduces EMI and voltage stress at high input voltages; however, it also generates additional power consumption and reduces efficiency. If necessary, R_{BOOT} should be less than 4Ω .

The voltage between the BOOT and SW pins $(V_{BOOT-SW})$ is regulated to about 5V by the dedicated internal bootstrap regulator. If $V_{BOOT-SW}$ drops below its regulated value, then an N-channel MOSFET pass transistor connected between VCC and BOOT turns on to charge C_{BOOT} . The external circuit should provide enough voltage headroom to facilitate charging.

When the HS-FET is on, V_{BOOT} is higher than V_{CC} , so C_{BOOT} cannot charge. At higher duty cycles, the time available for bootstrap charging is shorter, so the bootstrap capacitor may not charge sufficiently. If the external circuit has an insufficient voltage and time to charge C_{BOOT} , extra external circuitry can be used to ensure that V_{BOOT} remains within its normal operating range.

If V_{BOOT} falls below its UVLO threshold, then the HS-FET turns off and the LS-FET turns on for t_{OFF_MIN} to refresh V_{BOOT} via the set f_{SW} .

Setting the Switching Frequency (FREQ, Pin 4)

A frequency resistor (R3, also called R_{FREQ}) can be used to set the MPQ4320C's internal f_{SW} (see Table 2 on page 30 and the f_{SW} vs. R_{FREQ} curves on page 14).

Place R_{FREQ} between the FREQ pin and AGND, as close as possible to the IC.

Table 2 on page 30 shows the recommended resistances for different switching frequencies.

MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2023 MPS. All Rights Reserved.

R _{FREQ} (kΩ)	fsw (kHz)	R_{FREQ} (k Ω)	fsw (kHz)			
100	355	30.1	1150			
93.1	385	26.1	1300			
86.6	415	22.6	1450			
80.6	450	20.5	1600			
75	480	19.6	1750			
68.1	520	17.8	1900			
59	600	16.2	2050			
51.1	700	15	2200			
40.2	850	14.3	2350			
34.8	1000	13.3	2500			

Table 2: fsw vs. RFREQ

It is not possible to have both a high f_{SW} and a high V_{IN} due to the HS-FET's limited minimum on time (t_{ON_MIN}). The MPQ4320C's control loop automatically sets the maximum possible f_{SW} to the set frequency, which also reduces excessive power loss. V_{OUT} is regulated by varying the duration of the HS-FET's off time, which reduces f_{SW} .

The device is guaranteed to adhere to the HS-FET's t_{ON_MIN} . An advantage of this method is that the device operates at the target f_{SW} for as long as possible, and f_{SW} only changes when the device operates at high input voltages. For more details, see the f_{SW} vs. V_{IN} curve on page 14, where $R_{FREQ} = 15k\Omega$, and $V_{OUT} = 3.3V$.

Internal VCC (VCC, Pin 5)

The VCC capacitance (C3) is recommended to be 1μ F.

Most of the internal circuitry is powered by the internal, 5V VCC regulator. This regulator uses V_{IN} as its input and operates across the entire V_{IN} range. If V_{IN} exceeds 5V, then V_{CC} is in full regulation. If V_{IN} drops below 5V, then the VCC output degrades.

Feedback (FB, Pin 7)

For the adjustable-output version, the typical feedback voltage (V_{FB}) is 0.8V. The external resistor dividers (R6 and R5) connected to FB set V_{OUT} (see Figure 7).




Figure 7: Feedback Divider Network for Adjustable-Output Version

Calculate the value of R6 with Equation (4):

$$R6=\frac{R5}{\frac{V_{OUT}}{0.8V}-1}$$
(4)

For the fixed-output version, the FB resistor dividers (R_{FB1} and R_{FB2}) are integrated internally (see Figure 8). Connect FB directly to V_{OUT} to set V_{OUT} . The following fixed outputs can be selected: 1V, 1.8V, 2.5V, 3V, 3.3V, 3.8V, or 5V.




Figure 8: Feedback Divider Network for Fixed-Output Version

Table 3 shows the relationship between the internal R_{FB} and $V_{\text{OUT}}.$

Table	3:	Rгв	vs.	Vout
-------	----	-----	-----	------

V оит (V)	R _{FB1} (kΩ)	R _{FB2} (kΩ)
1	64	256
1.8	320	256
2.5	544	256
3	704	256
3.3	800	256
3.8	960	256
5	1344	256

Power Good Indicator (PG, Pin 8)

The PG resistor (R7, also called R_{PG}) should have a resistance of about 100k Ω .

The MPQ4320C includes an open-drain power good (PG) output that indicates whether V_{OUT} is within its nominal range.

MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2023 MPS. All Rights Reserved.

30

MPQ4320C - 42V LOAD DUMP, 0.5A, SYNC STEP-DOWN CONVERTER, AEC-Q100

If using PG, connect it to a logic high power source (e.g. 3.3V) via a pull-up resistor. If V_{OUT} is within 94.5% to 105.5% of the nominal voltage. PG goes high. if V_{OUT} is above 107% or below 93% of the nominal voltage, PG goes low. Float PG if it is not used.

Enable and Under-Voltage Lockout (UVLO) (EN, Pin 9)

The EN pin is a digital control pin that turns the converter on and off.

Enabled by an External Logic High/Low Signal

If the EN voltage (V_{EN}) reaches 0.7V, the bottom gate (BG) does not turn on until V_{IN} exceeds 2.7V. BG then provides an accurate reference voltage for the EN threshold. Pull EN above its rising threshold (about 1.02V) to enable the device. Pull EN below 0.85V to shut down the device.

There is no internal pull-up or pull-down resistor connected to the EN pin. Do not float EN. If the control signal cannot give an accurate high or low logic, then an external pull-up or pull-down resistor is required.

Configurable V_{IN} Under-Voltage Lockout (UVLO) Threshold

The MPQ4320C has an internal, fixed undervoltage lockout (UVLO) threshold. The rising threshold is 3.65V, and the falling threshold is about 2.9V. For applications that need a higher UVLO, place an external resistor divider between VIN and EN to raise the equivalent UVLO threshold (see Figure 9).




Figure 9: Adjustable UVLO Using EN Divider

The UVLO rising threshold (VIN UVLO RISING) can be calculated with Equation (5):

$$V_{\text{IN}_\text{UVLO}_\text{RISING}} = (1 + \frac{R_1}{R_2}) \times V_{\text{EN}_\text{RISING}}$$
 (5)

Where V_{EN RISING} is 1.02V.

The UVLO falling threshold (VIN UVLO FALLNG) can be calculated with Equation (6):

$$V_{IN_UVLO_FALLING} = (1 + \frac{R_1}{R_2}) \times V_{EN_FALLING}$$
 (6)

Where V_{EN FALLING} is 0.85V.

If EN is not used to turn the IC on and off, connect EN to a high-voltage source (e.g. VIN) to turn the device on by default.

Selecting the Inductor (SW, Pin 12)

The inductance (L) can be estimated with Equation (7):

$$L = \frac{V_{OUT}}{f_{SW} \times \Delta I_{L}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
(7)

Where ΔI_{L} is the peak-to-peak inductor ripple current.

A 1µH to 10µH inductor with a DC current rating at least 25% greater than the maximum load current is recommended for most applications. For higher efficiency, choose an inductor with a lower DC resistance. A larger-value inductor results in less ripple current and a lower output ripple voltage; however, it also has a larger physical size, higher series resistance, and lower saturation current. A good rule for determining the inductance is to allow the inductor ripple current to be approximately 30% of the maximum load current.

The peak inductor current (IL PEAK) can be calculated with Equation (8):

$$I_{L_{PEAK}} = I_{LOAD} + \frac{V_{OUT}}{2 \times f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (8)

Choose an inductor that does not saturate under L PEAK.

The output voltage ripple (ΔV_{OUT}) can be estimated with Equation (9):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times (R_{\text{ESR}} + \frac{1}{8 \times f_{\text{SW}} \times C_{\text{OUT}}})$$
(9)

Where L is the inductance, and RESR is the equivalent series resistance (ESR) of the output capacitor (C_{OUT}).

Selecting the Output Capacitors (SW, Pin 12)

The output capacitor (C_{OUT}) maintains the DC output voltage. Use ceramic, tantalum, or low-ESR electrolytic capacitors. For the best results, use low-ESR capacitors to keep ΔV_{OUT} low.

For ceramic capacitors, the capacitance dominates the impedance at the switching frequency and causes the majority of the output voltage ripple. For simplification, the output voltage ripple (ΔV_{OUT}) can be calculated with Equation (10):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{SW}}^{2} \times L \times C_{\text{OUT}}} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}})$$
(10)

For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, ΔV_{OUT} can be estimated with Equation (11):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times R_{\text{ESR}}$$
(11)

When selecting C_{OUT} , consider the allowable overshoot in V_{OUT} if the load is suddenly removed. In this scenario, energy stored in the inductor is transferred to C_{OUT} , causing its voltage to rise. To achieve an optimal overshoot relative to the regulated voltage, C_{OUT} can be estimated with Equation (12):

$$C_{OUT} = \frac{I_{OUT}^2 \times L}{V_{OUT}^2 \times ((V_{OUTMAX} / V_{OUT})^2 - 1)}$$
(12)

Where V_{OUTMAX} / V_{OUT} is the allowable maximum overshoot.

After calculating the capacitance that meets both the ripple and overshoot requirements, choose the larger capacitance. When V_{OUT} is below 3.3V, it is recommended for C_{OUT} to be above 100µF.

The characteristics of the output capacitor also affect the stability of the regulation system. The MPQ4320C can be optimized for a wide range of capacitances and ESR values.

V_{IN} Over-Voltage Protection (OVP)

If V_{IN} exceeds above its over-voltage (OV) rising threshold (typically 37.5V), the MPQ4320C stops switching. Once V_{IN} drops back to the OV falling threshold (typically 36.5V), the device resumes normal operation.

MPQ4320C – 42V LOAD DUMP, 0.5A, SYNC STEP-DOWN CONVERTER, AEC-Q100


PCB Layout Guidelines (14)

Efficient PCB layout is critical for stable operation. A 4-layer layout is strongly recommended to improve thermal performance. For the best results, refer to Figure 10 and follow the guidelines below:


- 1. Place the symmetric input capacitors as close to VIN and GND as possible.
- 2. Connect a large ground plane directly to PGND.
- 3. If the bottom layer is a ground plane, add vias near PGND.
- 4. Ensure that the high-current paths at PGND and VIN have short, direct, and wide traces.
- 5. Place the ceramic input capacitor, especially the small package size (0603) input bypass capacitor, as close to VIN and PGND as possible to minimize high-frequency noise.
- 6. Keep the connection between the input capacitor and VIN as short and wide as possible.
- 7. Place the VCC capacitor as close to VCC and AGND as possible.
- 8. Route SW and BOOT away from sensitive analog areas, such as FB.
- 9. Place the feedback resistors close to the chip, and ensure that the trace that connects to FB is as short as possible.
- 10. Use multiple vias to connect the power planes to the internal layers.

Note:


14) The recommended PCB layout is based on Figure 6 on page 28.




Top Silk and Top Layer



Mid-Layer 1



Mid-Layer 2



Bottom Layer and Bottom Silk Figure 10: Recommended PCB Layout



TYPICAL APPLICATION CIRCUITS





Figure 11: Typical Application Circuit (VOUT = 3.3V, fsw = 2.2MHz)





TYPICAL APPLICATION CIRCUITS (continued)





Figure 13: Typical Application Circuit (VOUT = 3.3V, fsw = 415kHz)





TYPICAL APPLICATION CIRCUITS (continued)




Figure 15: Typical Application Circuit (Vout = 5V, fsw = 2.2MHz with EMI Filters)

TYPICAL APPLICATION CIRCUITS (continued)





Figure 16: Typical Application Circuit (Vout = 5V, fsw = 415kHz with EMI Filters)




PACKAGE INFORMATION






TOP VIEW



BOTTOM VIEW




1.00 0.20 REF 0.20 REF 0.12 0.05 0.15

SECTION A-A

0.80





NOTE:

 1) THE LEAD SIDE IS WETTABLE.
 2) ALL DIMENSIONS ARE IN MILLIMETERS.
 3) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
 4) JEDEC REFERENCE IS MO-220.
 5) DRAWING IS NOT TO SCALE.


RECOMMENDED LAND PATTERN


MPQ4320C Rev. 1.0 4/4/2023 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2023 MPS. All Rights Reserved.



PACKAGE INFORMATION (continued)

QFN-12 (3mmx4mm) Wettable Flank






TOP VIEW



SIDE VIEW





SECTION A-A

NOTE:

1) THE LEAD SIDE IS WETTABLE.


2) ALL DIMENSIONS ARE IN MILLIMETERS.

3) LEAD COPLANARITY SHALL BE 0.08

MILLIMETERS MAX.


4) JEDEC REFERENCE IS MO-220.


5) DRAWING IS NOT TO SCALE.



RECOMMENDED LAND PATTERN

CARRIER INFORMATION





Part Number	Package Description	Quantity/ Reel	Quantity/ Tube ⁽¹⁵⁾	Quantity/ Tray	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
MPQ4320CGDE- AEC1-Z	QFN-12 (2mmx3mm)	5000	N/A	N/A	13in	12mm	8mm
MPQ4320CGLE- AEC1-Z	QFN-12 (3mmx4mm)	5000	N/A	N/A	13in	12mm	8mm

Note:

15) N/A indicates "not available" in tubes. For 500-piece tape & reel prototype quantities, contact the factory. (The order code for a 500-piece partial reel is "-P"; tape & reel dimensions remain the same as the full reel.)



REVISION HISTORY

Revision #	Revision Date	Description	Pages Updated
1.0	4/4/2023	Initial Release	-

Notice: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.