

MP7652

4-Channel Voltage Output 15 MHz, Input Bandwidth, 8-Bit Multiplying DACs with 3-Wire Serial Digital Port and Independent References

FEATURES

- Independent References
- 4 Independent 2-Quadrant Multiplying 8-Bit DACs
- Dual Positive (+10 V and +5 V) Supplies or
- Dual (<u>+</u>5 V) Supplies Capability

High Speed:

- 12.5 MHz Digital Clock Rate
- V_{REF to} V_{OUT} Settling Time: 150ns to 8–bit (typ)
- Voltage Reference Input Bandwidth: 15 MHz
- Low Power: 80mW
- Low AC Voltage Reference Feedthrough
- Excellent Channel-to-Channel Isolation
- DNL = <u>+</u>0.5 LSB, INL = <u>+</u>1 LSB (typ)
- DACs Matched to <u>+</u>0.5% (typ)
- Very Low Noise

• Low Harmonic Distortion: 0.25% typical with V_{REF} = 1 V p-p @ 1 MHz

- V_{REF}/2 Output Preset Level
- Latch-Up Free
- ESD Protection: 2000 V Minimum

APPLICATIONS

- Direct High-Frequency Automatic Gain Control
- Video AGC & CCD Level AGC
- Convergence Adjustment for High-Resolution Monitors (Workstations)

GENERAL DESCRIPTION

The MP7652 is ideal for digital gain control of high frequency analog signals such as video, composite video, CCD and others. The device includes 4-channels of high speed, wide bandwidth, two quadrant multiplying, 8-bit accurate digital-toanalog converter. It includes an output drive buffer per channel capable of driving a \pm 1mA (typ) load. DNL of better than \pm 0.5 LSB is achieved with a channel-to-channel matching of typically 0.5%. Stability, matching, and precision of the DACs are achieved by using MPS' thin film technology. Also, excellent channel-to-channel isolation is achieved with EXAR's BiCMOS process which cannot be achieved using a typical CMOS technology.

An open loop architecture (patent pending) provides wide

small signal bandwidth from V_{REF} to output up to 15 MHz (typ), fast output settling time of 150 ns, and excellent V_{REF} feedthrough isolation. The bottom of each DAC reference string is brought out separately for totally isolated operation. In addition, low distortion in the order of 0.25% with a 1 V p-p, 1 MHz signal is achieved.

The combination of a constant input Z and the ability to vary V_{REFN} within V_{CC} –1.8 and V_{EE} +1.5 V allows flexibility for optimum system design.

The MP7652 is fabricated on a junction isolated, high speed BiCMOS (BiCMOS IVTM) process with thin film resistors. This process enables precision high speed analog/digital (mixedmode) circuits to be fabricated on the same chip.

F(ø)

ORDERING INFORMATION


Package Type	Temperature Range	Part No.	INL (LSB)	DNL (LSB)	Gain Error (% FSR)
SOIC	-40 to +85°C	MP7652AS	<u>+</u> 1	<u>+</u> 0.5	<u>+</u> 1.5
Plastic Dip	–40 to +85°C	MP7652AN	<u>+</u> 1	<u>+</u> 0.5	<u>+</u> 1.5

Rev. 1.00





SIMPLIFIED BLOCK DIAGRAM










PIN CONFIGURATIONS



PIN OUT DEFINITIONS

PIN NO.	NAME	DESCRIPTION	PIN NO.	NAME	DESCRIPTION
1	N/C	No Connection	14	V _{OUT3}	DAC 3 Output
2	N/C	No Connection	15	V _{REFP3}	DAC 3 Positive Reference Input
3	V _{DD}	Digital Positive Supply	16	V _{REFP4}	DAC 4 Positive Reference Input
4	V _{CC}	Analog Positive Supply	17	V _{OUT4}	DAC 4 Output
5	V _{EE}	Analog Negative Supply	18	V _{REFN4}	DAC 4 Negative Reference Input
6	DGND	Digital Ground	19	SDI	Serial Data and Address Input
7	V _{REFN1}	DAC 1 Negative Reference Input	20	SDO	Serial Data Output
8	V _{OUT1}	DAC 1 Output	21	CLK	Shift Register Clock Input
9	V _{REFP1}	DAC 1 Positive Reference Input	22	LD	Load Data to Selected DAC
10	V _{REFP2}	DAC 2 Positive Reference Input	23	PRESET	Preset all DACs to 1/2
11	V _{OUT2}	DAC 2 Output			(V _{REF} – V _{REFN}). PRESET is internally connected to V _{DD}
12	V _{REFN2}	DAC 2 Negative Reference Input			through 300 k Ω .
13	V _{REFN3}	DAC 3 Negative Reference Input	24	N/C	No Connection





ELECTRICAL CHARACTERISTICS TABLE FOR DUAL SUPPLIES

Unless Otherwise Noted: $V_{DD} = 5 V$, $V_{CC} = +5 V$, $V_{EE} = -5 V$, $V_{REFP} = 3 V$ and -3 V, $T = 25^{\circ}C$, Output Load = Open, DGND= $V_{REFN} = 0 V$

			25°C			
Parameter	Symbol	Min	Тур	Мах	Units	Test Conditions/Comments
DC CHARACTERISTICS						
Resolution (All Grades) Differential Non-Linearity Integral Non-Linearity Monotonicity Gain Error Zero Scale Offset Output Drive Capability	N DNL INL GE Z _{OFS} I _O	8	Guaranteed <u>+</u> 1	±0.8 ±1 ±1.5 ±50	Bits LSB LSB % FSR mV mA	FSR = Full Scale Range ¹
REFERENCE/INV INPUTS						
Impedance of V _{REF} Voltage Range V _{REFN} DC Voltage Range	REF V _R INV Pos. INV Neg.	6 V _{EE} +1.5	V _O V _{EE} <u>+</u> 1	18 V _{CC} –1.8	kΩ V V V	V _{REFP} Max Swing is V _{REFN} <u>+</u> 3 V
DYNAMIC CHARACTERISTICS ²						$R_L = 5 \text{ k}\Omega, C_L = 20 \text{ pF}$
Input to Output Bandwidth Input to Output Settling Time ⁶ Small Signal Voltage Reference Input to Output Bandwidth	ft _r		15 150 15		MHz ns MHz	V_{REFP} =1.6 Vp–p, R_L =5k Ω , to V_{EE} V_{REFP} =1.6 Vp–p, R_L =5k Ω , to V_{EE} V_{OUT} =50mV p-p above code 16
Small Signal Voltage Reference Input to Output Bandwidth	ft _r		15		MHz	V _{OUT} =50mV p-p for all codes
Voltage Settling from V _{REF} to V _{DAC} Out	t _{sr}		275		ns	$V_{REFP}=0$ to $V_{REFP}=3V$ Step ⁶ to 1 LSB
Voltage Settling from Digital Code to V _{DAC} Out	t _{sd}		275		ns	ZS to FS to 1 LSB
V _{REF} Feedthrough Group Delay Harmonic Distortion Channel-to-Channel Crosstalk Digital Feedthrough Power Supply Rejection Ratio	F _{DT} GD T _{HD} C _T Q PSRR		TBD TBD TBD TBD TBD ±0.5		dB ns dB nVs %/%	Codes=0 @ 1 MHz V _{REFP} =1MHz Sine 3V p-p @ 1 MHz, single channel CLK to V _{OUT} Δ V=±5%
POWER CONSUMPTION						
Positive Supply Current Negative Supply Current Power Dissipation	I _{CC} I _{EE} P _{DISS}		12 12 80		mA mA mW	V _{REFP} = 0 V V _{REFP} = 0 V V _{REFP} = 0 V, Codes = all 1
DIGITAL INPUT CHACTERISTICS						
Logic High ³ Logic Low ³ Input Current Input Capacitance ²	V _{IH} V _{IL} I _L C _L	2.4		0.8 <u>+</u> 10 8	V V μA pF	







ELECTRICAL CHARACTERISTICS TABLE

			25°C			
Description	Symbol	Min	Тур	Max	Units	Conditions
DIGITAL TIMING SPECIFICATIONS ^{2, 4}						
Input Clock Pulse Width Data Setup Time Data Hold Time CLK to SDO Propagation Delay DAC Register Load Pulse Width PRESET Pulse Width Clock Edge to Load Rising Edge Clock Edge to Load Falling Edge Load Falling Edge to SDO Tri-state Enable Load Rising Edge to SDO Tri-state Disable Load Falling Edge to CLK Disable	t _{CH} , t _{CL} t _{DS} t _{DH} t _{PD} t _{LD} t _{PR} t _{CKLD1} t _{CKLD2} t _{HZ1} t _{HZ2}	60 70 0 100 50 100 0 80 40 30		150	ns ns ns ns ns ns ns ns ns	
Load Rising Edge to CLK Enable LD Set-up Time with Respect to CLK	t _{LDCK2} t _{LDSU}	60 20			ns ns	

NOTES

¹ Full Scale Range (FSR) is 3V.

² Guaranteed but not production tested.

³ Digital input levels should not go below ground or exceed the positive supply voltage, otherwise damage may occur.

⁴ See Figures 1 and 2.

⁵ For reference input pulse: $t_R = t_F \ge 100$ ns.

Specifications are subject to change without notice

ABSOLUTE MAXIMUM RATINGS (TA = +25°C unless otherwise noted)^{1, 2}

V_{CC} to V_{REFN}
V_{EE} to V_{REFN}
V _{CC} to DGND +13.0 V
V _{EE} to DGND
V_{REFP} 1-4 to DGND, V_{REFN} V_{CC} to V_{EE}
Digital Input & Output Voltage to DGND -0.5 to V _{DD} +0.5 V
Operating Temperature Range
Extended Industrial40°C to +85°C


Maximum Junction Temperature –65°C to 150°C
Storage Temperature
Lead Temperature (Soldering, 10 sec) +300°C
Package Power Dissipation Rating @ 75°C PDIP, SOIC 1000mW Derates above 75°C 6mW/°C

NOTES:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

² Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. *All inputs have protection diodes* which will protect the device from short transients outside the supplies of less than 100mA for less than 100µs.









Figure 2. Detail Serial Data Input Timing









The MP7652 is a 4-channel multiplying D/A converter that incorporates a novel open loop architecture invented by MPS. The design produces the widest bandwidth, fastest settling time, most constant group delay, and a very low noise operation compared to the conventional R-2R based architectures (given an equal technology platform). This device is particularly useful in applications where analog multipliers are used to perform the gain adjustment function for high frequency analog signal conditioning. Analog multipliers produce much higher noise and. This design allows for digital control of gain with constant and very low noise for all gain settings.

Linearity Characteristics

Each DAC achieves DNL $\leq \pm 0.5$ LSB (typ), INL $\leq \pm 1$ LSB (typ), and gain error $\leq \pm 1.5\%$. Since all 4 channel D/A converters are fabricated on the same IC, the linearity matching and gain matching of $\pm 0.5\%$ (typ) is achieved.

AC and Low Noise Performance

The novel subranging architecture delivers a 15 MHz (type) –3 dB bandwidth. A constant group delay of 70 ns (typ) is achieved to frequencies up to 8 MHz. Analog output settling time for a code change of FS to ZS and ZS to FS with $V_{REFP} = 3$ V, is typically 150 ns (with $R_L = 5$ k to V_{EE}). Also, with all codes set to FS (all 1s) and a $V_{REFP} = 3$ V step, the analog output will settle to 8 bits in less than 110 ns (typ). Note that the AC performance specifications also match to between all 4 channels. The above AC and transient performance is achieved with each channel consuming only 20 mW (typ) with 10 V p-p supplies.

Serial Port

MP7652 is equipped with a serial data 3-wire standard μ -processor logic interface to reduce pin count, package size, and board wire (space). This interface consists of $\Box D$ which controls the transfer of data to the selected DAC channel, SDI (serial data/address input), CLK (shift register clock) and SDO (serial data output). When the $\Box D$ signal is high, CLK signal loads the digital input bits (SDI) into the 12-bit shift register. The $\Box D$ signal going low loads this data into the selected DAC. The $\Box D$ signal

going low also disables the serial data input (SDI), output (SDO tri-stated) and the CLK input. This design tremendously reduces digital noise, and glitch transients into the DACs due to free running CLK and SDI. Also, tri-stating the SDO output with $\overline{\text{LD}}$ signal would allow read back of pre-stored digital data of the selected package using one SDO wire for all DAC ICs on the board. When the PRESET signal is low, the output of all DACs are 1/2 of (V_{REFP} + V_{REFN}), regardless of any digital inputs. Note that V_{REFP} is referenced to V_{REFN}.

MP7652

Power Supplies and Voltage Reference DC Voltage Ranges

For the single supply operation, $V_{CC} = +10$ V, $V_{DD} = +5$ V, and $V_{EE} = DGND = 0$ V. The V_O 1-4 and V_{REFP} 1-4 range would be $V_{CC} -1.8$ V (10 - 1.8 = 8.2 V) to $V_{EE} +1.5$ V (0 + 1.5 = 1.5 V). V_{REFN} is the equivalent of AGND for this DAC. In this mode V_{REFN} can be set at $(V_{CC} + V_{EE})/2 = (10 + 0)/2 = 5$ V. V_{REFN} 1-4 DC range can also be set from $V_{EE} +1.5 = 1.5$ V to $V_{CC} -1.5 = 8.2$ V. Refer to *Table 2*. for the relationship equations.

For the dual supply operation, $V_{CC} = +5$, $V_{DD} = +5$, and $V_{EE} = -5$ V. The V_{OUT} 1-4 and V_{REFP} 1-4 range would be V_{CC} -1.8 V (-1.8 = 3.2 V) to V_{EE} +1.5 V (-5 + 1.5 = -3.5 V). In this mode V_{REFN} can be set to $(V_{CC} + V_{EE})/2 = (5 - 5)/2 = 0$ V. Similarly, V_{REFN} 1-4 DC range can be set from V_{EE} +1.5 V = 3.5 V to V_{CC} -1.8 = +3.2 V. Refer to *Table 2*. for the relationship equations.




Figure 4. Simplified Block Diagram



	Inpu	Its		Internal Address		Output	
PRESET	SDI	CLK	LD	A1	A0	SDO	Operation
0	х	х	х	х	Х	х	Preset all DACs to 1/2 (V _{REFP} + V _{REFN})
1	Data In	0→1	1	Х	Х	Last bit of shift reg.	Shift data in and out
1 1	X X	X X	0 0→1	0 0	0 0	Hi-Z Last bit of shift reg.	DAC 1 Transparent DAC 1 Latched
1 1	X X	X X	0 0→1	0 0	1 1	Hi-Z Last bit of shift reg.	DAC 2 Transparent DAC 2 Latched
1 1	X X	X X	0 0→1	1 1	0 0	Hi-Z Last bit of shift reg.	DAC 3 Transparent DAC 3 Latched
1	X X	X X	0 0→1	1 1	1 1	Hi-Z Last bit of shift reg.	DAC 4 Transparent DAC 4 Latched

XPEXAR

Table 1. Digital Function Truth TableSerial In/Serial Out

D7 MSB	D6	D5	D4	D3	D2	D1	D0 LSB	DAC Output Voltage V _{OUTi} = V _{REFNi} + (V _{REFPi} - V _{REFNi}) (<u>D</u> 256)
0	0	0	0	0	0	0	0	V _{REFN}
0	0	0	0	0	0	0	1	$(V_{REFP} - V_{REFN}) (\frac{1}{256}) + V_{REFN}$
1	1	1	1	1	1	1	0	$(V_{REFP} - V_{REFN}) (\frac{254}{256}) + V_{REFN}$
1	1	1	1	1	1	1	1	$(V_{REFP} - V_{REFN}) (\frac{255}{256}) + V_{REFN}$

Table 2. DAC Transfer FunctionAnalog Output vs. Digital Code





OPERATION WITH DUAL POSITIVE POWER SUPPLIES

For the dual positive supplies operation, V_{CC} = +10 V, V_{DD} = 5 V, V_{EE} = 0 V and analog output zero level is to be referenced to (V_{CC} + V_{EE}) /2 by setting the AGND pin to 5 V.

MICROPROCESSOR INTERFACE





Figure 5. MC68000 Interface (Simplified Diagram)



NOTES:

- 1. Execute consecutive memory write instructions while manipulating the data between WRITEs so that each WRITE presents the next bit
- 2. The serial data loading is triggered by the CLK pulse which is asserted by a decoded memory WRITE location 2000, R/W, and 02. A WRITE to address 4000 transfers data from the input shift register to the DAC register.

Figure 6. MC6800 Interface (Simplified Diagram)








Figure 7. 8085 Interface (Simplified Diagram)


NOTES:

- 1. Clock generated by \overline{WR} and decoding address 8000
- 2. Data is clocked into the DAC shift register by executing memory write instructions. the clock input is generated by decoding address 8000 and WR. Data is then loaded into the DAC register with a memory write instruction to address 4000.
- 3. Serial data must be present in the right justified format in registers H & L of the microprocessor.























DACs 1 to 4





Graph 2. Typical Gain and Group Delay vs. Frequency (with 5K Resistor Across Output to V_{EE})





24 LEAD PLASTIC DUAL-IN-LINE (300 MIL PDIP) NN24






	INC	HES	MILLIN	IETERS
SYMBOL	MIN	MAX	MIN	МАХ
А		0.200		5.08
A ₁	0.015		0.38	_
В	0.014	0.023	0.356	0.584
B ₁ (1)	0.038	0.065	0.965	1.65
С	0.008	0.015	0.203	0.381
D	1.16	1.280	29.46	32.51
Е	0.295	0.325	7.49	8.26
E ₁	0.220	0.310	5.59	7.87
е	0.1	00 BSC	2.5	4 BSC
L	0.115	0.150	2.92	3.81
α	0°	15°	0°	15°
Q ₁	0.055	0.070	1.40	1.78
S	0.028	0.098	0.711	2.49

Note: (1) The minimum limit for dimensions B1 may be 0.023" (0.58 mm) for all four corner leads only.









	INC	CHES	MILLIN	IETERS
SYMBOL	MIN	MAX	MIN	MAX
А	0.097	0.104	2.464	2.642
A1	0.0050	0.0115	0.127	0.292
В	0.014	0.019	0.356	0.483
С	0.0091	0.0125	0.231	0.318
D	0.602	0.612	15.29	15.54
E	0.292	0.299	7.42	7.59
е	0.0	50 BSC	1.2	7 BSC
н	0.400	0.410	10.16	10.41
h	0.010	0.016	0.254	0.406
L	0.016	0.035	0.406	0.889
α	0°	8°	0°	8°





Notes





NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contains here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 1995 EXAR Corporation Datasheet April 1995 Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.

