

MP7533

15 V CMOS Multiplying10-Bit Digital-to-Analog Converter

FEATURES C

- 10-Bit Resolution
- Non-Linearity: 1/2 LSB to 2 LSB
- Nonlinearity Tempco: 0.2 ppm of FSR/°C, Max.
- Low Power Dissipation: 20 mW
- Current Settling Time: 500 ns
- Feedthrough Error: 1 mV p-p @ 10 kHz, Max.
- TTL/CMOS Compatible
- Latch-Up Free
- Improved Replacement for AD7533

BENEFITS

- Accurate Converter at Low Cost
- Can be used in Reverse Mode (Voltage Out)
- Flexible Design

APPLICATIONS

- Digital/Analog Multiplication
- Character Generation
- Programmable Power Supplies
- Gain Controlled Circuits

GENERAL DESCRIPTION

The MP7533 is a low cost, 10-bit multiplying Digital-to-Analog Converter. This device uses EXAR's patented advanced thin film resistor and CMOS technologies, providing up to 10-bit accuracies with TTL/CMOS compatibility.

Pin and functional equivalent to the industry standard MP7520, the MP7533 is recommended as a lower cost alternative for old MP7520 sockets or new 10-bit DAC designs.

The MP7533 applications include: digital-to-analog multiplication, CRT character generation, programmable power supplies, digitally controlled gain circuits, etc.

VDD 2R 2R 2R V_{REF} o R_{FB} ο دد 4R4R 4R 4R4R4RR ıЛ atasheethu.com 2 to 3 Decoder સ્ટ Switch Drivers & Switches R = 10k२२ Υ δ BIT 1 **BIT 10** MSB LSB 3 Segment D/A Converter with Termination to DGND Logical "1" at Digital Input Steers Current to IOUT1 Rev. 2.00 T(\$)M 1

SIMPLIFIED BLOCK DIAGRAM


ORDERING INFORMATION


Package Type	Temperature Range	Part No.	INL (LSB)	DNL (LSB)	Gain Error (% FSR)
Plastic Dip	–40 to +85°C	MP7533JN	<u>+</u> 2	<u>+</u> 1	1.5
Plastic Dip	–40 to +85°C	MP7533KN	<u>+</u> 1	<u>+</u> 1	1.5
Plastic Dip	–40 to +85°C	MP7533LN	<u>+</u> 1/2	<u>+</u> 1	1.5
SOIC	–40 to +85°C	MP7533JS	<u>+</u> 2	<u>+</u> 1	1.5
SOIC	–40 to +85°C	MP7533KS	<u>+</u> 1	<u>+</u> 1	1.5
SOIC	–40 to +85°C	MP7533LS	<u>+</u> 1/2	<u>+</u> 1	1.5
Ceramic Dip	–40 to +85°C	MP7533AD	<u>+</u> 2	<u>+</u> 1	1.5
Ceramic Dip	–40 to +85°C	MP7533BD	<u>+</u> 1	<u>+</u> 1	1.5
Ceramic Dip	–40 to +85°C	MP7533CD	<u>+</u> 1/2	<u>+</u> 1	1.5
Ceramic Dip	–55 to +125°C	MP7533SD*	<u>+</u> 2	<u>+</u> 1	1.5
Ceramic Dip	–55 to +125°C	MP7533TD*	<u>+</u> 1	<u>+</u> 1	1.5
Ceramic Dip	–55 to +125°C	MP7533UD*	<u>+</u> 1/2	<u>+</u> 1	1.5

*Contact factory for non-compliant military processing

PIN CONFIGURATIONS

See Packaging Section for Package Dimensions





16 Pin SOIC (Jedec, 0.300") S16

PIN OUT DEFINITIONS

PIN NO.	NAME	DESCRIPTION	PIN NO.	NAME	DESCRIPTION
1	I _{OUT1}	Current Output 1	9	BIT 6	Data Input Bit 6
2	I _{OUT2}	Current Output 2	10	BIT 7	Data Input Bit 7
3	GND	Ground	11	BIT 8	Data Input Bit 8
4	BIT 1	Data Input Bit 1 (MSB)	12	BIT 9	Data Input Bit 9
5	BIT 2	Data Input Bit 2	13	BIT 10	Data Input Bit 10 (LSB)
6	BIT 3	Data Input Bit 3	14	V _{DD}	Positive Power Supply
7	BIT 4	Data Input Bit 4	15	V _{REF}	Reference Input Voltage
8	BIT 5	Data Input Bit 5	16	R _{FB}	Internal Feedback Resistor







ELECTRICAL CHARACTERISTICS

(V_{DD} = + 15 V, V_{REF} = +10 V unless otherwise noted)

Parameter	Symbol	Min	25 [°] С Тур	Мах	Tmin to Min	Tmax Max	Units	Test Conditions/Comments
STATIC PERFORMANCE ¹								FSR = Full Scale Range
Resolution (All Grades)	N	10			10		Bits	
Integral Non-Linearity (Relative Accuracy)	INL						LSB	Best Fit Straight Line Spec. (Max INL – Min INL) / 2
A, S, J B, T, K C, U, L				<u>+</u> 2 <u>+</u> 1 +1/2		<u>+</u> 2 <u>+</u> 1 <u>+</u> 1/2		
Differential Non-Linearity	DNL			<u> </u>		<u> </u>	LSB	
A, S, J B, T, K C, U, L				<u>+</u> 1 <u>+</u> 1 <u>+</u> 1		<u>+</u> 1 <u>+</u> 1 <u>+</u> 1		
Gain Error	GE		<u>+</u> 0.4	<u>+</u> 1.5		<u>+</u> 1.5	% FSR	Using Internal R _{FB}
Gain Temperature Coefficient ²	TC _{GE}					<u>+</u> 2	ppm/°C	Δ Gain/ Δ Temperature
Power Supply Rejection Ratio	PSRR		<u>+</u> 30	<u>+</u> 50		<u>+</u> 50	ppm/%	$ \Delta Gain/\Delta V_{DD} \Delta V_{DD} = \pm 5\%$
Output Leakage Current	I _{OUT}			<u>+</u> 50		<u>+</u> 200	nA	
REFERENCE INPUT								
Input Resistance	R _{IN}	5	10	20	5	20	kΩ	
DIGITAL INPUTS ³								
Logical "1" Voltage Logical "0" Voltage Input Leakage Current	V _{IH} V _{IL} I _{LKG}	3.0	2.4	0.8 <u>+</u> 1	3.0	0.8 <u>+</u> 1	V V μA	
ANALOG OUTPUTS								
Output Capacitance ²								
	C _{OUT1} C _{OUT1} C _{OUT2} C _{OUT2}			52 26 13 45			pF pF pF pF	DAC Inputs all 1's DAC Inputs all 0's DAC Inputs all 1's DAC Inputs all 0's
POWER SUPPLY ⁴								
Functional Voltage Range ² Supply Current Total Dissipation	V _{DD} I _{DD}	4.5	20	15 2	4.5	15 2	V mA mW	All digital inputs = 0 or all = 5 V

/ / / / / / /

NOTES:

¹ Full Scale Range (FSR) is 10V for unipolar mode.

² Guaranteed but not production tested

³ Digital Input levels should not go below ground or exceed the positive supply voltage, otherwise damage may occur.

⁴ Specified values guarantee functionality. Refer to other parameters for accuracy.

Specifications are subject to change without notice





V _{DD} to GND+17 V	Storage Temperature
Digital Input Voltage to GND \ldots GND –0.5 to V _{DD} +0.5 V	Lead Temperature (Soldering, 10 seconds) +300°C
I_{OUT1} , I_{OUT2} to GND	Package Power Dissipation Rating to 75°C
V _{REF} to GND <u>+</u> 25 V	CDIP, PDIP, SOIC, PLCC 700mW
V _{RFB} to GND <u>+</u> 25 V	Derates above 75°C 10mW/°C

NOTES:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.


2 Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. *All inputs have protection diodes* which will protect the device from short transients outside the supplies of less than 20mA for less than 100µs.

APPLICATION NOTES Refer to Section 8 for Applications Information





16 LEAD CERAMIC DUAL-IN-LINE (300 MIL CDIP) D16



	INC	HES	MILLIN		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А		0.200		5.08	
b	0.014	0.023	0.356	0.584	
b ₁	0.038	0.065	0.965	1.65	2
С	0.008	0.015	0.203	0.381	
D		0.840		21.34	4
E	0.220	0.310	5.59	7.87	4
E1	0.290	0.320	7.37	8.13	7
е	0.1	DO BSC	2.5	4 BSC	5
L	0.125	0.200	3.18	5.08	_
L ₁	0.150		3.81		
Q	0.015	0.060	0.381	1.52	3
S		0.080		2.03	6
S ₁	0.005		0.13		6
α	0°	15°	0°	15 [°]	_


NOTES


- 1. Index area; a notch or a lead one identification mark is located adjacent to lead one and is within the shaded area shown.
- 2. The minimum limit for dimension b_1 may be 0.023 (0.58 mm) for all four corner leads only.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- 5. The basic lead spacing is 0.100 inch (2.54 mm) between centerlines.
- 6. Applies to all four corners.
- 7. This is measured to outside of lead, not center.





16 LEAD PLASTIC DUAL-IN-LINE (300 MIL PDIP) N16






	INC	HES	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	МАХ	
А		0.200		5.08	
A ₁	0.015	—	0.38	_	
В	0.014	0.023	0.356	0.584	
B ₁ (1)	0.038	0.065	0.965	1.65	
С	0.008	0.015	0.203	0.381	
D	0.745	0.785	18.92	19.94	
Е	0.295	0.325	7.49	8.26	
E ₁	0.220	0.310	5.59	7.87	
е	0.1	00 BSC	2.5	4 BSC	
L	0.115	0.150	2.92	3.81	
α	0°	15°	0°	15°	
Q ₁	0.055	0.070	1.40	1.78	
S	0.020	0.080	0.51	2.03	

Note:	(1)	The minimum limit for dimensions B1 may be 0.023"
		(0.58 mm) for all four corner leads only.









	INC	CHES	MILLIN	IETERS
SYMBOL	MIN	MAX	MIN	MAX
А	0.097	0.104	2.46	2.64
A ₁	0.0050	0.0115	0.127	0.292
В	0.014	0.019	0.356	0.482
С	0.0091	0.0125	0.231	0.318
D	0.402	0.412	10.21	10.46
E	0.292	0.299	7.42	7.59
е	0.0	50 BSC	1.2	7 BSC
Н	0.400	0.410	10.16	10.41
h	0.010	0.016	0.254	0.406
L	0.016	0.035	0.406	0.889
α	0°	8°	0°	8°





NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contains here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright EXAR Corporation Datasheet April 1995 Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.

