


# MN5700


200°C 12 BIT  
A/D CONVERTER



## FEATURES

- -55°C to +200°C  
Guaranteed Performance
- Max Linearity Error  
±0.05%FSR at +200°C
- Max Accuracy Error  
±1%FSR at +200°C
- Low Power 311mW
- Internal Reference
- 250 μsec Conversion  
Time
- LPTTL-CMOS Compatible

## 32 PIN DIP



Dimensions in inches  
(millimeters)

## DESCRIPTION

The MN5700 is a complete, Dual-in-Line packaged, 12 Bit Successive Approximation A/D Converter designed and fully specified for continuous operation at +200°C (ambient). This thin-film hybrid employs a low-power CMOS switching network, a proprietary discrete comparator, Micro Networks ultra-stable thin-film nichrome resistor networks, and a proprietary three-metal interconnect system all selected and designed for +200°C operation. The MN5700's low power consumption and the excellent stability of the comparator, the resistor networks, and the device's internal reference combine to guarantee better than ±0.05%FSR linearity and better than ±1%FSR absolute accuracy at +200°C without the use of external trimming potentiometers.

Other features include 4 user-selectable input ranges (0 to -10V, 0 to -20V, ±5V, and ±10V), 250 μsec conversion time, and 311 mW power consumption.

## APPLICATIONS

The MN5700 is the first extended temperature range A/D designed for down-hole instrumentation systems and the most demanding industrial applications. Its ability to withstand high temperatures makes it well suited for oil well logging, geothermal probing, and jet engine, nuclear reactor, oil refinery, and chemical process monitoring. Transducer outputs can be digitized locally and digitally transmitted without signal degradation. Performance specifications are fully tested and guaranteed at +200°C to assure field interchangeability without the need for readjustment. Highly reliable thin-film hybrid construction assures a product lifetime compatible with that of other presently available 200°C components.

MN5700



**Micro Networks**

A DIVISION OF UNITRODE CORPORATION  
324 Clark Street, Worcester, MA 01606 • Tel: (617) 852-5400

# MN5700 200°C 12 BIT A/D CONVERTER

## ABSOLUTE MAXIMUM RATINGS

Operating Temperature Range	-55°C to +200°C
Storage Temperature Range	-65°C to +150°C
+15V Supply (+Vcc, Pin 12)	-0.5 to +18 Volts
-15V Supply (-Vcc, Pin 21)	+0.5 to -18 Volts
+5V Supply (+Vdd, Pin 20)	-0.5 to +16 Volts
Analog Input (Pins 10 and 11)	±25 Volts
Digital Inputs (Pins 1, 2)	-0.3 to +Vdd Volts

**SPECIFICATIONS (TA = +25°C, Supply Voltages ±15V and +5V, unless otherwise specified).**


Parameter	Supply Voltage	Resolution	Accuracy	Linearity	Units
Input Voltage Ranges:		0 to -10, -20; ±5, ±10			Volts
Input Impedance: 0 to -10V, ±5V 0 to -20V, ±10V		25			kΩ
		50			kΩ
<b>DIGITAL INPUTS</b>					
Logic Levels (Note 2): Logic "1"	+5V	3.5			Volts
	+10V	8.0			Volts
Logic "0"	+5V		1.5		Volts
	+10V		2.0		Volts
Input Loading: Logic "1" (Vin = 15V) Logic "0" (Vin = 0V)		-1.0	0.005 -0.005	1.0	μA μA
Input Capacitance: Clock Input Start Convert Input			10 5		pF pF
Clock Input: Pulse Width (Note 3)	+5V	250			nsec
	+10V	100			nsec
Rise and Fall Times (Note 3)	+5V			15	μsec
	+10V			5	μsec
Frequency (Note 4)		34	48		kHz
Start Input: Pulse Width Setup Time Start Low to Clock	+5V	100			nsec
	+10V	80 30			nsec nsec
<b>TRANSFER CHARACTERISTICS (Note 5)</b>					
Linearity Error (Notes 5, 6, 7): +25°C -55°C to +200°C			±0.005 ±0.025	±0.012 ±0.05	%FSR %FSR
			±1/2		LSB
Differential Linearity Error			Guaranteed		
No Missing Codes for 12 Bits (Note 8)					
Full Scale Absolute Accuracy Error (Note 9): +25°C -55°C to +200°C			±0.05 ±0.5	±0.15 ±1.0	%FSR %FSR
			±0.05 ±0.3	±0.1 ±0.5	%FSR %FSR
Zero Error (Note 10): +25°C -55°C to +200°C					
<b>DYNAMIC CHARACTERISTICS</b>					
Conversion Time (Note 4)			250	350	μsec
Propagation Delay From Clock to Serial Output Valid (Note 11)	+5V		180	325	nsec
	+10V		70	125	nsec
Propagation Delay From Resetting Clock Edge to Status High	+5V		190	350	nsec
	+10V		75	150	nsec
Propagation Delay From Status Low to LSB Valid	+5V			250	nsec
	+10V			100	nsec
<b>DIGITAL OUTPUTS</b>					
Logic Coding (Note 11): Unipolar Ranges Bipolar Ranges			Complementary Straight Binary Complementary Offset Binary		
Logic Levels: Logic "1" IO = -10μA	+5V	4.0			Volts
	+10V	8.5			Volts
IO = -360μA	+5V	2.4			Volts
	+10V			0.5	Volts
Logic "0" IO = 10μA	+5V			1.1	Volts
	+10V			0.4	Volts
IO = 10μA	+5V				Volts
	+10V				Volts
IO = 360μA	+5V				Volts
	+10V				Volts
<b>REFERENCE OUTPUT</b>					
Internal Reference: Voltage Initial Accuracy			+5.0		Volts
			±1		%
Drift			±5		ppm/°C
				1	mA
External Current					

Power Supply Range: $\pm V_{cc}$ + Vdd	$\pm 14.5$ + 4.75	$\pm 15.0$	$\pm 15.5$ + 10.0	Volts Volts
Power Supply Rejection: + Vcc - Vcc + Vdd		$\pm 0.01$ $\pm 0.05$ $\pm 0.05$		%FSR/%Vs %FSR/%Vs %FSR/%Vs
Current Drain: + Vcc - Vcc + Vdd		8 - 12 2.2	12 - 17 4	mA mA mA
Power Consumption		311	455	mW

### SPECIFICATION NOTES:

- The digital circuitry used in the MN5700 is CMOS, and the standard precautionary measures for handling CMOS should be followed.
- The + Vdd Logic Supply (Pin 20) can be at any voltage between + 5V (low power TTL compatibility and + 10V (CMOS compatibility).
- The clock may asymmetrical, and it may ramp up and down as long as it meets minimum pulse width and maximum rise and fall time requirements.
- Conversion Time is defined as the width of the Status Output pulse. For the MN5700, a 250  $\mu$ sec conversion time corresponds to a clock frequency of 48 kHz.
- FSR = Full Scale Range. A unit connected for 0 to -20V or  $\pm 10V$  input has a 20 volt FSR. A unit connected for 0 to -10V or  $\pm 5V$  input has a 10 volt FSR.
- Micro Networks tests and guarantees maximum linearity error at room temperature and at the high and low extremes of the specified operating temperature range.
- For a 12 bit converter, 1 LSB = 0.024%FSR;  $\pm 0.012\%FSR = \pm \frac{1}{2}$  LSB.  $\pm 0.05\%FSR = \pm \frac{1}{2}$  LSB in 10 bits.
- No Missing Codes for 10 bits is guaranteed over the entire -55°C to +200°C operating temperature range.
- Full Scale Absolute Accuracy Error applies at negative full scale for the unipolar negative ranges and at both positive and negative full scale for the bipolar ranges.
- Zero Error applies at both unipolar and bipolar zero volt input points.
- Serial and parallel output data have the same coding. Serial data is in Non-Return to Zero (NRZ) format. See Output Coding and Timing Diagram.


### BLOCK DIAGRAM



## APPLICATIONS INFORMATION

**LAYOUT CONSIDERATIONS**—Proper attention to layout and decoupling is necessary to obtain specified accuracies from the MN5700. The units' two GROUND pins (Pins 19 and 32) are not connected to each other internally. They should be tied together as close to the package as possible and connected to system analog ground, preferably through a large ground plane underneath the package. If the grounds cannot be tied together and must be run separately, a non-polarized 0.01 $\mu$ F ceramic bypass capacitor should be connected between Pins 19 and 32 as close to the unit as possible and wide conductor runs employed.

Power supplies should be decoupled with 0.1 $\mu$ F high temperature capacitors (KD components #HT14B104K or equivalent) located close to the converters.




### POWER SUPPLY DECOUPLING


**CONTINUOUS CONVERTING**—The MN5700 can be made to continuously convert by trying the STATUS output (Pin 31) to the START CONVERT input (Pin 2). In this configuration, STATUS (START CONVERT) will go low at the end of conversion (see Timing Diagram) and the next rising clock edge will reset the converter bringing STATUS (START CONVERT) high again. The MSB will be set on the next rising clock edge. The result is that the STATUS will go low for approximately one clock period following each conversion. Please read the section describing the Status output. See below for continuous conversions while short cycling.

**SHORT CYCLING AND CONTINUOUS CONVERTING**—A previous section described how continuous converting for 12 bits could be accomplished by simply trying the STATUS output back to the START CONVERT input. To continuously convert at  $n$  bits, simply tie the bit  $(n + 1)$  output back to the START CONVERT input. The bit  $(n + 1)$  output acts like a STATUS when short-cycling at  $n$  bits. It goes high when the converter is reset, remains a "1" during the conversion, and drops to a "0" as bit  $n$  is being set. Since it is possible for the converter to come on in any state at power-on, a lock-up condition may occur if bit  $(n + 1)$  comes on as a "1" and the conversion process comes on at bit  $(n + 2)$ . This situation can be avoided by making the START CONVERT input the AND function of bit  $(n + 1)$  and the STATUS output.


**STATUS OUTPUT**—The STATUS or END OF CONVERSION (E.O.C.) output will be set to a logic "1" when the converter is reset; will remain high during conversion; and will drop to a logic "0" when conversion is complete. Due to propagation delays, the least significant bit (LSB) of a given conversion may not be valid until a maximum of 250nsec after STATUS has returned low. Therefore, an adequate delay must be provided if STATUS is to be used to strobe latches to hold output data. Simple gate delays can be employed or the STATUS can be made the input of a D flip flop whose clock input is the same as the converter clock (see sketch). In this situation, the Q output will change one clock period after STATUS changes.



If continuously converting, the STATUS (E.O.C.) output can be NORed with the converter clock, as shown below, to produce a positive strobe pulse 1/2 period wide, 1/2 period after the STATUS output has gone low. The rising edge of this pulse can be used to latch data after each conversion.




**TRIGGERING WITH A POSITIVE EDGE**—If it is inconvenient to generate a negative going START CONVERT pulse of the proper width, the MN5700 can be made to start converting on a positive going edge by employing the circuit shown below. Assuming the previous conversion is done and the START SIGNAL is low, the STATUS output will be low, the output of IC1 will be high, and the output of IC2 will be high. A rising edge as a START SIGNAL will drive the output of IC2 low. The converter will reset on the next rising clock edge. Resetting brings the STATUS high; IC1 goes low; the START SIGNAL is still high so the output of IC2 goes high allowing the conversion to continue immediately. The START SIGNAL has only to be brought back down before the conversion is completed.



## ABSOLUTE ACCURACY ERROR

A given digital output code is valid for a band of analog input voltages that is ideally 1 LSB wide. This is demonstrated below where portions of the theoretical analog input/digital output transfer function for the  $-10\text{V}$  to  $+10\text{V}$  input range are sketched.

Notice that any analog input between  $+0.00488\text{V}$  (1 LSB =  $4.88\text{ mV}$ ) and  $+0.00977\text{V}$  will give a digital output of 0111 1111 1110. If we assign this code to the nominal midrange of the analog input band for which it is valid, we can say that the 0111 1111 1110 digital code corresponds to analog inputs of  $+7.32\text{ mV} \pm 2.44\text{ mV}$  which can be written as  $+7.32\text{ mV} \pm \frac{1}{2}\text{ LSB}$ . The  $\pm \frac{1}{2}\text{ LSB}$  is a quantization uncertainty unavoidable in A/D conversion. It is referred to as Inherent Quantization Error and its magnitude can be reduced only by going to higher resolution converters.



It is difficult and time consuming to measure the center of a quantization level (the  $+0.00732\text{ volts}$  in this example). The only points along an A/D converter's analog input/digital output transfer function that can quickly and accurately be detected and measured are the transition voltages, the voltages at which the digital outputs change from one code to the next. The Absolute Accuracy Error of a voltage input A/D converter is the difference between the actual, unadjusted, analog input voltage at which a given digital transition occurs and the analog input voltage at which that transition is ideally supposed to occur. This difference is usually expressed in LSB's or % FSR. Absolute Accuracy Error includes gain, offset, linearity, and noise errors, and when specified over temperature, encompasses the individual drifts of these errors.



For the MN5700, Micro Networks tests Absolute Accuracy Error at both endpoints of unipolar input ranges and at both endpoints and the midpoint of bipolar input ranges. These tests are performed at room temperature and at both the high and low extremes of the specified operating temperature range. The specifications appear in the table as the Full Scale Absolute Accuracy and Zero Errors.

Return to the ideal analog input/digital output transfer function for the  $\pm 10\text{V}$  input range sketched above. Notice that the digital output data changes from 1111 1111 1111 to 1111 1110 when the input voltage increases from  $-10\text{V}$  to

$-9.9951\text{V}$ . It changes from 1111 1111 1110 back to 1111 1111 1111 as the input voltage is decreased from some more positive voltage to  $-9.9951\text{V}$ . This voltage  $-9.9951\text{V}$  is the negative full scale LSB transition voltage. It is the voltage at which the LSB changes from a "1" to a "0" or vice versa while all other bits remain "1". The positive full scale LSB transition voltage, the voltage at which the LSB changes while the other bits remain "0", is ideally  $+9.9951\text{V}$ . The 1000 0000 0000 to 0111 1111 1111 transition (called the major transition because all the bits change) ideally occurs at the zero volt analog input.

For the MN5700 operating on its  $\pm 10\text{V}$  range, Micro Networks 100% tests linearity and the absolute accuracy of the three transition voltages just discussed at  $-55^\circ\text{C}$ ,  $+25^\circ\text{C}$ , and  $+200^\circ\text{C}$ . At  $25^\circ\text{C}$ , we guarantee that the transfer function will be  $\pm \frac{1}{2}\text{ LSB}$  linear, that the positive and negative full scale transition voltages will occur within  $\pm 30\text{ mV}$  ( $\pm 0.15\%$  FSR) of their ideal values, and that the major transition will occur within  $\pm 20\text{ mV}$  ( $\pm 0.1\%$  FSR) of zero volts. At  $-55^\circ\text{C}$  and at  $+200^\circ\text{C}$ , we guarantee that the transfer function will be  $\pm 0.05\%$  FSR linear, that the positive and negative full scale LSB transition voltages will occur within  $\pm 200\text{ mV}$  ( $\pm 1\%$  FSR) of their ideal values, and that the major transition will occur within  $\pm 100\text{ mV}$  ( $\pm 0.5\%$  FSR) of zero volts.

These Absolute Accuracy Error specifications are summarized below. In each sketch, the ideal transfer function is represented by the broken line and the absolute accuracy limits by the solid lines.



## INPUT RANGE SELECTION

Range	Analog Input	Connect Pin 23 to
0 to -10V 0 to -20V	Pin 10 Pin 11	Ground Ground
-5 to +5V -10 to +10V	Pin 10 Pin 11	Pin 22 Pin 22

## OUTPUT CODING


ANALOG INPUT (volts)				DIGITAL OUTPUT	
0 to -10V	0 to -20V	-5V to +5V	-10V to +10V	MSB	LSB
0.0000 - 0.0024	0.0000 - 0.0049	+ 5.0000 + 4.9976	+ 10.0000 + 9.9951	0000 0000 0000	0000 0000 0000*
- 4.9976 - 5.0000 - 5.0024	- 9.9951 - 10.0000 - 10.0049	+ 0.0024 0.0000 - 0.0024	+ 0.0049 0.0000 - 0.0049	0111 1111 1110*	0000 0000 0000*
- 9.9976 - 10.0000	- 19.9951 - 20.0000	- 4.9976 - 5.0000	- 9.9951 - 10.0000	1111 1111 1110*	1111 1111 1111

\*Voltages given are the theoretical values for the transitions indicated. Ideally, with the converter continuously converting, the output bits indicated as 0 will change from "1" to "0" or vice versa as the input voltage passes through the level indicated. See the section on Absolute Accuracy Error for an explanation of Output Transition Voltages.

EXAMPLE: For the  $\pm 10V$  analog input range, the transition from digital output 0000 0000 0000 to 0000 0000 0001 (or vice versa) will ideally occur at an

input voltage of +9.9951 volts. Subsequently, any input voltage more positive than +9.9951 volts will give a digital output of all "0's". The transition from digital output 1000 0000 0000 to 0111 1111 1111 will ideally occur at an input of zero volts, and the 1111 1111 1111 to 1111 1111 1110 transition should occur at -9.9951 volts. An input more negative than -9.9951 volts will give all "1's".

## TIMING DIAGRAM



### TIMING DIGRAM NOTES:

- Operation shown is for the digital word 1101 0011 0101 which corresponds to -8.2568V on the 0 to -10V input range.
- Conversion time is defined as the width of the STATUS (E.O.C.) pulse.
- The converter is reset (MSB="0", all other bits="1", STATUS="1") by holding the START CONVERT low during a low to high clock transition. The START CONVERT must be low for a minimum of 80nsec prior to the clock transition. Holding the START low will hold the converter in the reset state. Actual conversion will begin on the next rising clock edge after the START has returned high.
- The delay between the resetting clock edge and STATUS actually rising to a "1" is 350 nsec maximum. See specification table.
- The START CONVERT may be brought low at any time during a conversion to reset and begin converting again.
- Both serial and parallel data bits become valid on the same rising clock edges. Serial data is valid on subsequent falling clock edges, and these edges can be used to clock serial data into receiving registers.
- Output data will be valid 250 nsec (maximum) after the STATUS (E.O.C.) output has returned low. Parallel output data will remain valid and the STATUS output low until another conversion is initiated. See specification table.
- For continuous conversion, connect the STATUS output (Pin 31) to the START CONVERT input (Pin 2). See section on Continuous Conversion.
- When the converter is initially "powered up", it may come on at any point in the conversion cycle.