

MN4021B/MN4021BS

8-Bit Static Shift Register

Outline

The MN4021B/S consisting of eight register cells which respectively have parallel inputs is an 8-bit static shift register to enable both clock synchronizing series input/series output conversion and parallel input/series output conversion by control of the parallel/series control input (PL).

Truth Table

Serial operation

n	Input			Output		
	CP	Ds	PL	O ₅	O ₆	O ₇
1		D ₁	L	×	×	×
2		D ₂	L	×	×	×
3		D ₃	L	×	×	×
6		×	L	D ₁	×	×
7		×	L	D ₂	D ₁	×
8		×	L	D ₃	D ₂	D ₁
		×	L	no change		

Parallel operation


n	Input			Output		
	CP	Ds	PL	O ₅	O ₆	O ₇
	×	×	H	P ₅	P ₆	P ₇

Note) × : don't care


D_n : H or L

n : Number of clock pulse

Logic Diagram



P-3




16-pin plastic DIL package

P-4



16-pin PANAFLAT package (SO-16D)

Pin Configuration



■ Absolute Maximum Ratings (Ta=25°C)

Item	Symbol	Rating	Unit
Supply voltage	V_{DD}	-0.5~+18	V
Input voltage	V_I	-0.5~ $V_{DD}+0.5^*$	V
Output pin voltage	V_O	-0.5~ $V_{DD}+0.5^*$	V
Peak input · output pin current	$\pm I_I$	max. 10	mA
Power dissipation (per package)	Ta = -40~+60°C	max. 400	mW
	Ta = +60~+80°C	Decrease to 200mW at the rate of 8mW/°C	
Power dissipation (per output pin)	P_D	max. 100	mW
Operating ambient temperature	T_{opr}	-40~+85	°C
Storage temperature	T_{stg}	-65~+150	°C

* $V_{DD}+0.5V$ should be lower than 18V.■ DC Characteristics (V_{SS}=0V)

Item	V_{DD} (V)	Symbol	Condition	Ta=-40°C		Ta=25°C		Ta=85°C		Unit
				min.	max.	min.	max.	min.	max.	
Static supply current	5	I_{DD}	$V_I = V_{SS}$ or V_{DD}	—	20	—	20	—	150	μA
	10			—	40	—	40	—	300	
	15			—	80	—	80	—	600	
Output voltage low level	5	V_{OL}	$V_I = V_{SS}$ or V_{DD} $ I_O < 1\mu A$	—	0.05	—	0.05	—	0.05	V
	10			—	0.05	—	0.05	—	0.05	
	15			—	0.05	—	0.05	—	0.05	
Output voltage high level	5	V_{OH}	$V_I = V_{SS}$ or V_{DD} $ I_O < 1\mu A$	4.95	—	4.95	—	4.95	—	V
	10			9.95	—	9.95	—	9.95	—	
	15			14.95	—	14.95	—	14.95	—	
Input voltage low level	5	V_{IL}	$V_O = 0.5V$ or 4.5V	—	1.5	—	1.5	—	1.5	V
	10		$V_O = 1V$ or 9V	—	3	—	3	—	3	
	15		$V_O = 1.5V$ or 13.5V	—	4	—	4	—	4	
Input voltage high level	5	V_{IH}	$V_O = 0.5V$ or 4.5V	3.5	—	3.5	—	3.5	—	V
	10		$V_O = 1V$ or 9V	7	—	7	—	7	—	
	15		$V_O = 1.5V$ or 13.5V	11	—	11	—	11	—	
Output current low level	5	I_{OL}	$V_O = 0.4V$, $V_I = 0$ or 5V	0.52	—	0.44	—	0.36	—	mA
	10		$V_O = 0.5V$, $V_I = 0$ or 10V	1.3	—	1.1	—	0.9	—	
	15		$V_O = 1.5V$, $V_I = 0$ or 15V	3.6	—	3	—	2.4	—	
Output current high level	5	$-I_{OH}$	$V_O = 4.6V$, $V_I = 0$ or 5V	0.52	—	0.44	—	0.36	—	mA
	10		$V_O = 9.5V$, $V_I = 0$ or 10V	1.3	—	1.1	—	0.9	—	
	15		$V_O = 13.5V$, $V_I = 0$ or 15V	3.6	—	3	—	2.4	—	
Output current high level	5	$-I_{OH}$	$V_O = 2.5V$, $V_I = 0$ or 5V	1.7	—	1.4	—	1.1	—	mA
Input leakage current	15	$\pm I_I$	$V_I = 0$ or 15V	—	0.3	—	0.3	—	1	μA


■ Switching Characteristics (Ta=25°C, V_{SS}=0V, C_L=50pF)

Item	$V_{DD}(V)$	Symbol	min.	typ.	max.	Unit
Output rise time	5	t_{TLH}	—	60	180	ns
	10		—	30	90	
	15		—	20	60	
Output fall time	5	t_{THL}	—	60	180	ns
	10		—	30	90	
	15		—	20	60	


■ Switching Characteristics (cont.)

Item	V _{DD} (V)	Symbol	min.	typ.	max.	Unit
Propagation time CP→On (H→L)	5 10 15	t _{PHL}	— — —	170 65 45	510 195 135	ns
Propagation time CP→On (L→H)	5 10 15	t _{PLH}	— — —	130 55 40	390 165 120	ns
Propagation time PL→On (H→L)	5 10 15	t _{PHL}	— — —	240 90 60	720 270 180	ns
Propagation time PL→On (L→H)	5 10 15	t _{PLH}	— — —	175 70 50	525 210 150	ns
Set-up time D _S →CP	5 10 15	t _{su}	— — —	45 15 10	135 45 30	ns
Set-up time P _n →PL	5 10 15	t _{su}	— — —	70 25 20	210 75 60	ns
Hold time D _S →CP	5 10 15	t _{hold}	— — —	20 10 8	60 30 24	ns
Hold time P _n →PL	5 10 15	t _{hold}	— — —	-10 0 0	24 24 24	ns
Minimum clock pulse width	5 10 15	t _{WCPL}	— — —	55 20 15	165 60 45	ns
Minimum PL pulse width	5 10 15	t _{WPLH}	— — —	75 25 20	225 75 60	ns
PL recovery time	5 10 15	t _{RPL}	— — —	65 20 15	195 60 45	ns
Maximum clock frequency	5 10 15	f _{max}	4 12 18	9 25 37	— — —	MHz
Input capacitance		C _I	—	—	7.5	pF

● Switching waveforms



Waveforms showing minimum clock pulse width, set-up time and hold time for CP and D_S.



Waveforms showing minimum PL pulse width, recovery time for PL, and set-up and hold times for P_n to PL. Set-up and hold times are shown as positive values but may be specified as negative values.

Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products. No license is granted in and to any intellectual property right or other right owned by Panasonic Corporation or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book.
- (3) The products described in this book are intended to be used for standard applications or general electronic equipment (such as office equipment, communications equipment, measuring instruments and household appliances).
Consult our sales staff in advance for information on the following applications:
 - Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
 - Any applications other than the standard applications intended.
- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.
 - Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
- (6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.
- (7) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of our company.