

## 32K x 8 CMOS STATIC RAM

### PRELIMINARY DATA


- BYTEWYDE™ 32K X 8 CMOS SRAM
- EQUAL CYCLE/ACCESS TIMES, 100, 120NS MAX.
- LOW V<sub>CC</sub> DATA RETENTION, 2 VOLTS
- THREE-STATE OUTPUT

### DESCRIPTION

The MK48256 is a 256K (262,144-bit) CMOS SRAM, organized as 32,768 words x 8 bits. It is fabricated using SGS-THOMSON's low power, high performance, CMOS technology. The device features fully static operation requiring no external clocks or timing strobes, with equal address access and cycle times. It requires a single +5V ± 10% supply, and all inputs and outputs are TTL compatible.

### OPERATIONAL MODES

The MK48256 has a Chip Enable power down feature which sustains an automatic standby mode whenever Chip Enable ( $\bar{E}$ ) goes inactive high. An Output Enable ( $\bar{G}$ ) pin provides a high speed tristate control, allowing fast read/write cycles to be achieved with the common-I/O data bus. Operational modes are determined by device control inputs  $\bar{W}$ ,  $\bar{G}$  and  $\bar{E}$ , as summarized in the truth table.



(Ordering information at the end of the data-sheet)

### Pin Connection

A14	1	28	V <sub>CC</sub>
A12	2	27	W
A7	3	26	A13
A6	4	25	A8
A5	5	24	A9
A4	6	23	A11
A3	7	22	G
A2	8	21	A10
A1	9	20	E
A0	10	19	DQ <sub>7</sub>
DQ <sub>0</sub>	11	18	DQ <sub>6</sub>
DQ <sub>1</sub>	12	17	DQ <sub>5</sub>
DQ <sub>2</sub>	13	16	DQ <sub>4</sub>
V <sub>SS</sub>	14	15	DQ <sub>3</sub>

VR020010


### PIN NAMES

A0-A14	Address Inputs
DQ0-DQ7	Data I/O <sub>0-7</sub>
$\bar{E}$	Chip Enable
$\bar{G}$	(OE) Output Enable
$\bar{W}$	Write/Read Enable
V <sub>CC</sub>	+ 5V
V <sub>SS</sub>	GROUND

### MK48256 TRUTH TABLE

$\bar{E}$	W	$\bar{G}$	MODE	DQ	POWER
H	X	X	Deselect	Hi-Z	Standby
L	H	H	Read	Hi-Z	Active
L	H	L	Read	D <sub>OUT</sub>	Active
L	L	X	write	D <sub>IN</sub>	Active

Figure 1 : MK48256 Block Diagram

**READ MODE**

The MK48256 is in the Read mode whenever Write Enable ( $\bar{W}$ ) is high with Output Enable ( $\bar{G}$ ) low, and Chip Enable ( $\bar{E}$ ) is active low. This provides access to data from eight of 262,144 locations in the static memory array, specified by the 15 address inputs. Valid data will be available at the eight Output pins

within  $t_{AVOV}$  after the last stable address, providing  $\bar{G}$  is low, and  $\bar{E}$  is low. If Chip Enable or Output Enable access times are not met, data access will be measured from the limiting parameter ( $t_{ELQV}$ , or  $t_{GLQV}$ ) rather than the address. Data out may be indeterminate at  $t_{ELQX}$ , and  $t_{GLQX}$ , but data lines will always be valid at  $t_{AVOV}$ .



**AC ELECTRICAL CHARACTERISTICS (READ CYCLE)**

( $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ )

SYMBOL	PARAMETER	MK48256-100		MK48256-120		UNIT	NOTE
		MIN	MAX	MIN	MAX		
$t_{AVAV}$	Read Cycle Time	100		120		ns	
$t_{AVQV}$	Address Access Time		100		120		4
$t_{ELQV}$	Chip Enable Access Time		100		120		4
$t_{GLQV}$	Output Enable Access Time		50		60		4
$t_{ELQX}$	Chip Enable to Q Low-Z	10		10			5
$t_{GLQX}$	Output Enable to Q Low-Z	5		5			5
$t_{EHQZ}$	Chip Disable ( $\bar{E}$ ) High to Q High-Z	0	35	0	35		5
$t_{GHQZ}$	Output Disable ( $\bar{G}$ ) High to Q High-Z	0	35	0	35		5
$t_{AXQX}$	Output Hold from Address Change	10		10			4

NOTES : 4. Measured with load as shown in Figure 8A.

5. Measured with load as shown in Figure 8B.

**Figure 2 : Read Timing N°.1 ( Address Access)**NOTE :  $\bar{E} = \bar{G} = \text{Low}$ ,  $\bar{W} = \text{High}$ **Figure 3 : Read Timing N°.2**NOTE :  $\bar{W} = \text{High}$

**WRITE MODE**

The MK48256 is in the Write mode whenever the W and E pins are low. Either Chip Enable or  $\bar{W}$  must be inactive during Address transitions. The Write begins with the concurrence of Chip Enable being low with  $\bar{W}$  low. Therefore, address setup times are referenced to Write Enable and Chip Enable as  $t_{AVWL}$ , and  $t_{AVEL}$  respectively, and is determined by whichever edge occurs later. The Write cycle can be terminated by the earliest rising edge of W or Chip Enable (E).



If the Output is enabled ( $E = \text{low}$ ,  $\bar{G} = \text{low}$ ), then W will return the outputs to high impedance within  $t_{WLQZ}$  of its falling edge. Care must be taken to avoid bus contention in this type of operation. Data-in must be valid for  $t_{DVWH}$  to the rising edge of Write Enable, or to the rising edge of E, whichever occurs first, and remain valid  $t_{WHDX}$ .

**AC ELECTRICAL CHARACTERISTICS (WRITE CYCLE)**

( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ ,  $V_{CC} = 5.0 \pm 10\%$ )

SYMBOL	PARAMETER	MK48256-100		MM48256-120		UNIT	NOTE
		MIN	MAX	MIN	MAX		
$t_{AVAV}$	Write Cycle Time	100		120			
$t_{AVWL}$	Address Set-up Time to $\bar{W}$ Low	0		0			
$t_{AVEL}$	Address Set-up Time to E Low	0		0			
$t_{AVWH}$	address valid to $\bar{W}$ HiGh	80		85			
$t_{WLWH}$	Write Pulse Width	60		65			
$t_{WHAX}$	Address Hold After End Of Write	5		5			
$t_{ELEH}$	Chip Enable Active To End Of Write	80		85			
$t_{EHAX}$	Address Hold Time From Chip Enable	5		5			
$t_{DVWH}$	Data Valid To End Of Write	40		45			
$t_{WHDX}$	Data Hold Time	0		0			
$t_{WQX}$	W High to Q Active	5		5			5
$t_{WLQZ}$	$\bar{W}$ Low to Q High-Z	0	35	0	40		5

NOTE : 5. Measured with load as shown in Figure 8B.

**Figure 4 : Write Control Cycle Timing****Figure 5 : Chip Enable Control Write Cycle Timing**


## STANDBY MODE CHARACTERISTICS

(0°C ≤ TA ≤ +70°C, Vcc = 5.0V ± 10%)

SYMBOL	PARAMETER	MK48256-100		MK48256-120		UNIT
		MAX	MIN	MAX	MIN	
t <sub>PU</sub> †	Chip Enable to Power-Up	0		0		ns
t <sub>PD</sub> †	Chip Enable to Power-Down		100		120	ns

† Parameters are guaranteed but not tested.

Figure 6 : Standby Mode Timing


LOW V<sub>CC</sub> DATA RETENTION CHARACTERISTICS

(0°C ≤ TA ≤ +70°C, Vcc = 5.0 ± 10%)

SYMBOL	PARAMETER	MAX	MAX	UNIT	NOTE
V <sub>DR</sub>	Vcc Data Retention Mode	2.0		V	9
I <sub>ccDR</sub> <sup>(1)</sup>	Data Retention Pwr.supply Current Test Condition : Vcc = 3.0	MK48256	500	µA	9
			50	µA	9
t <sub>CDR</sub> †	Chip Deselect to Data Retention Mode	0		nS	9
t <sub>R</sub> †	Operation Recovery Time	t <sub>AVAV</sub> <sup>(2)</sup>		nS	9

NOTE : 9. E ≥ Vcc - 0.3v, all other inputs = don't care ; t = 0

† Parameters are guaranteed but not tested.

<sup>(1)</sup> For I<sub>ccDR</sub> between Vcc (MIN.) and Vcc (MAX.) refer to ISB1.<sup>(2)</sup> t<sub>AVAV</sub> = Read Cycle Time.Figure 7 : Low V<sub>CC</sub> Data Retention

## ABSOLUTE MAXIMUM RATINGS \*

SYMBOL	PARAMETER	VALUE	UNIT
V <sub>I</sub>	Voltage On Any Pin Relative to Ground	-0.5 to +7.0	V
T <sub>A</sub>	Ambient Operating Temperature	0 to 70	°C
T <sub>STG</sub>	Storage Temperature	-65 to 150	°C
P <sub>D</sub>	Power Dissipation	1	W
I <sub>O</sub>	Output Current †	50	mA

\* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

† Output current absolute maximum rating is specified for one output at a time, not to exceed a duration of 1 second.

## RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ +70°C)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	NOTE
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V	1
V <sub>SS</sub>	Ground	0	0	0	V	1
V <sub>IH</sub>	Logic "1" Voltage All Inputs	2.2		V <sub>CC</sub> + 0.3V	V	1
V <sub>IL</sub>	Logic "0" Voltage All Inputs	-0.3		0.8	V	1

## DC ELECTRICAL CHARACTERISTICS

(0°C ≤ T<sub>A</sub> ≤ +70°C)

SYMBOL	PARAMETER	MIN	MAX	UNIT	NOTE
I <sub>CC1</sub>	Average V <sub>CC</sub> Power Supply Current		70	mA	6
I <sub>SB</sub>	TTL Standby Current ( E = V <sub>IH</sub> )		3	mA	7
I <sub>SB1</sub>	CMOS Standby Current ( E = V <sub>CC</sub> - 0.2v )	MK48256	1	mA	8
		MK48256L	100	μA	8
I <sub>LI</sub>	Input Leakage Current (Any Input)	-1	+1	μA	2
I <sub>LO</sub>	Output Leakage Current	-2	+2	μA	2
V <sub>OH</sub>	Output Logic "1" Voltage ( I <sub>OUT</sub> = -4.0 mA )	2.4		V	1
V <sub>OL</sub>	Output Logic "0" Voltage ( I <sub>OUT</sub> = +8.0 mA )		0.4	V	1

NOTES : 1. All voltages references to Ground.

2. Measured with V<sub>SS</sub> < V < V<sub>CC</sub> and outputs deselected.

6. I<sub>CC1</sub> measured with outputs open, V<sub>CC</sub> max ; f = min.duty cycle 100%.

7. E = V<sub>IH</sub>, all other inputs = don't care ; f = 0


8. V<sub>CC</sub> (max) ≥ E ≥ V<sub>CC</sub> - 0.3v, all other inputs = don't care ; f = 0.

## AC TEST CONDITIONS

<b>Input Levels</b>	GND to 3.0 V
<b>Transition Time</b>	1.5 ns
<b>Input and Output Signal Timing Reference Level</b>	1.5 Volts
<b>Ambient Temperature</b>	0°C to 70°C
<b>V<sub>CC</sub></b>	5.0V + 10%

Note :  $\pm 5\%$  V-bump test is employed for t<sub>Avg</sub> only.

**Figure 8 : Output Load Diagram**



### CAPACITANCE (TA = 25 °C, f = 1.0 MHz)


Symbol	Parameter	Max	Unit	Note
C <sub>I</sub>	Capacitance on all pins (except DQ)	8.0	pF	10
C <sub>DQ</sub>	Capacitance on DQ pins	10.0	pF	3,10

NOTES : 3. Output buffer is deselected.

10. Capacitances are sampled and not 100 % tested.

## MECHANICAL INFORMATION

**Figure 9 : Plastic PDIP28**




Dim.	mm			inches		
	Min	Typ	Max	Min	Typ	Max
A (2)	3.94		5.08	.155		.200
a1 (2)	.38		1.78	.015		.070
A2	3.56		4.06	.140		.160
B (3)	.38		.53	.015		.021
B1	1.14		1.78	.045		.070
C (3)	.20		.30	.008		.012
D (1)	36.32		37.34	1.430		1.470
E	14.99		16.26	.590		.640
E1	13.46		13.97	.530		.550
e1	2.54 NOM.		.100			
eA	15.24		17.78	.600		.700
L	3.05		3.81	.120		.150

NOTES : 1. Overall length includes .010 IN. Flash on either end of the package.

2. Package stand off to be measured per jedec requirements.

3. The maximum limit shall be increased by .003 IN. When solder lead finish is specified.

**Figure 10 : Plastic PSO28**



Dim.	mm			inches		
	Min	Typ	Max	Min	Typ	Max
A			4.72			.120
a1	.078		.551	.002		.014
A2	3.62		4.17	.092		.106
B	.551		.787	.014		.020
B1 (3)	.551		.944	.014		.024
C	.236		.492	.006		.0125
D (1)	27.44		28.66	.697		.728
E (1)	12.75		13.77	.324		.350
e	1.27 NOM.			0.50 NOM.		
H	17.83		19.68	.453		.500
L	.629		1.96	.016		.050

NOTES : 1. Overall length and width dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .006 per side.

2. Formed leads shall be planar with respect to one another within .004 at seating plane.

3. B1 is to allow for positive dambar protrusion.

**ORDERING INFORMATION**

PART NUMBER	ACCESS TIME	PACKAGE TYPE	TEMPERATURE RANGE
MK48256N-100	100ns	28 PIN 600 Mil. Plastic DIP	0°C to 70°C
MK48256N-120	120ns	28 PIN 600 Mil. Plastic DIP	0°C to 70°C
MK48256LN-100	100ns	28 PIN 600 Mil. Plastic DIP	0°C to 70°C
MK48256LN-120	120ns	28 PIN 600 Mil. Plastic DIP	0°C to 70°C
MK48256S-100	100ns	28 PIN 330 mil. PSO	0°C to 70°C
MK48256S-120	120ns	28 PIN 330 mil. PSO	0°C to 70°C
MK48256LS-100	100ns	28 PIN 330 mil. PSO	0°C to 70°C
MK48256LS-100	120 ns	28 PIN 330 mil. PSO	0°C to 70°C

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all informations previously supplied.

© 1990 SGS-THOMSON Microelectronics - Printed in France - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - China - France - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - United Kingdom - U.S.A. - West Germany

Printed by NTI - AGL Partenaires - Belcodène - France