

# 6A, Pin Strapping Power Module with HyperLight Load $^{\textcircled{R}}$ Mode and Output Voltage Select

## Features

- 2.4V to 5.5V Input Voltage Range
- 6A Output Current
- Pin Strapping Voltage Selection:
- Tri-state pins (nine voltage options)
- 0.6V, 0.8V, 0.9V, 1.0V, 1.2V, 1.5V, 1.8V, 2.5V
   or 3.3V output voltage
- Reduced Component Count (No Feedback Resistors)
- High Efficiency (up to 95%)
- · Output Discharge when Disabled
- Constant-On-Time (COT) Control with High Switching Frequency:
  - 1.2 MHz typical at 1.0V output voltage
- ±1.5% Output Voltage Accuracy Over Line/Load/Temperature Range
- 0.8 ms/V Soft Start Speed
- · Supports Safe Start-up with Pre-Biased Output
- Typical 1.5 µA Shutdown Supply Current
- Low Dropout Operation (100% Duty Cycle)
- Ultra-Fast Transient Response
- · Latch-Off Thermal Shutdown Protection
- Latch-Off Current Limit Protection
- Power Good (PG) Open-Drain Output
- Meets CISPR32 Class B Emissions
- Package: 53-Lead, 6 mm x 10 mm B1QFN

## Applications

- Solid-State Drives (SSD)
- FPGAs, DSP and Low-Voltage ASIC Power

## **General Description**

The MIC33M650 is a pin-selectable output voltage, high-efficiency, low-voltage input, 6A current, synchronous step-down regulator power module with integrated inductor. The COT control architecture with HyperLight Load<sup>®</sup> mode provides very high efficiency at light loads, while still having an ultra-fast transient response.

The MIC33M650 output voltage is set by two V<sub>SEL</sub> (Voltage Selection) pins, between nine different values. This method eliminates the need for an external feedback resistor divider and improves the output voltage setting accuracy.

The 2.4V to 5.5V input voltage range, low shutdown and quiescent currents make the MIC33M650 ideal for single-cell Li-lon battery-powered applications. The 100% duty cycle capability provides low dropout operation, extending operating range in portable systems.

The MIC33M650 pinout is compatible with the MIC33M656 l<sup>2</sup>C-based programmable regulator version, such that applications can be easily converted. An open-drain PG output is provided to indicate when the output voltage is within 9% of regulation and facilitates the interface with an MCU or power sequencing. If set in shutdown (EN = GND), the MIC33M650 typically draws 1.5  $\mu$ A, while the output is discharged through 10 $\Omega$  pull-down.

The MIC33M650 is available in a thermally efficient, 53-Lead, 6 mm x 10 mm x 3 mm B1QFN package, with an operating junction temperature range from  $-40^{\circ}$ C to  $+125^{\circ}$ C.






FIGURE 1:Radiated Emissions,CISPR32, Class B ( $V_{IN} = 5V$ ,  $V_{OUT} = 1V$ , $I_{OUT} = 6A$ ).


## Package Type



## **Typical Application**



## **Functional Block Diagram**



NOTES:

## 1.0 ELECTRICAL CHARACTERISTICS

## Absolute Maximum Ratings<sup>†</sup>

SV <sub>IN</sub> , PV <sub>IN</sub> to A <sub>GND</sub>	0.3V to +6V
V <sub>SW</sub> to A <sub>GND</sub>	
V <sub>EN</sub> to A <sub>GND</sub>	0.3V to PV <sub>IN</sub>
V <sub>PG</sub> to A <sub>GND</sub>	0.3V to PV <sub>IN</sub>
V <sub>VSEL1</sub> , V <sub>VSEL2</sub> to A <sub>GND</sub>	
PV <sub>IN</sub> to SV <sub>IN</sub>	0.3V to +0.3V
A <sub>GND</sub> to P <sub>GND</sub>	-0.3V to +0.3V
Junction Temperature	+150°C
Storage Temperature (T <sub>S</sub> )	
Lead Temperature (soldering, 10s)	+260°C
ESD Rating (Note 1)	
НВМ	2000V
CDM	1500V

**†** Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note 1: Devices are ESD-sensitive. Handling precautions recommended. Human body model, 1.5 k $\Omega$  in series with 100 pF.

## Operating Ratings<sup>(1)</sup>

Supply Voltage (PV <sub>IN</sub> )	2.4V to 5.5V
Enable Voltage (V <sub>EN</sub> )	0V to PV <sub>IN</sub>
Power-Good Pull-up Voltage (V <sub>PU PG</sub> )	0V to 5.5V
AUX_PV <sub>IN</sub> to PV <sub>IN</sub>	0V (shorted in operation)
AUX_A <sub>GND</sub> to A <sub>GND</sub>	0V (shorted in operation)
Maximum Output Current	6A
Junction Temperature (T <sub>J</sub> )	
Note 1: The device is not ensured to function outside the operating range	

Note 1: The device is not ensured to function outside the operating range.

## ELECTRICAL CHARACTERISTICS<sup>(1)</sup>

Parameters Sym. Min. Typ. Max. Units Conditions									
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions			
V <sub>IN</sub> Supply	1					1			
Input Range	PV <sub>IN</sub>	2.4	—	5.5	V				
Undervoltage Lockout Threshold	UVLO	2.15	2.225	2.35	V	SV <sub>IN</sub> rising			
Undervoltage Lockout Hysteresis	UVLO_H	—	153	—	mV	SV <sub>IN</sub> falling			
Operating Supply Current	I <sub>IN0</sub>	—	60	100	μA	V <sub>FB</sub> = 1.2V, non-switching			
Shutdown Current	I <sub>SHDN</sub>	—	1.5	10	μA	$ \begin{split} & V_{EN} = 0V, PV_{IN} = SV_{IN} = 5.5V, \\ & V_{SW} = V_{SEL1} = V_{SEL2} = 0V, \\ & -40^{\circ}C \leq T_J \leq +105^{\circ}C \end{split} $			
		—		20	μA	$ \begin{split} & V_{EN} = 0V,  PV_{IN} = SV_{IN} = 5.5V, \\ & V_{SW} = V_{SEL1} = V_{SEL2} = 0V, \\ & -40^{\circ}C \leq T_J \leq +125^{\circ}C \end{split} $			
Output Voltage vs. V <sub>SEL1/2</sub>									
Output Accuracy	V <sub>OUT_ACC</sub>	0.5910	0.6	0.6090	V	V <sub>SEL2</sub> = 0, V <sub>SEL1</sub> = 0			
		0.7880	0.8	0.8120	V	V <sub>SEL2</sub> = 0, V <sub>SEL1</sub> = Z			
		0.8865	0.9	0.9135	V	V <sub>SEL2</sub> = 0, V <sub>SEL1</sub> = 1			
		0.9850	1.0	1.0150	V	$V_{SEL2}$ = Z, $V_{SEL1}$ = 0			
		1.1820	1.2	1.2180	V	V <sub>SEL2</sub> = Z, V <sub>SEL1</sub> = Z			
		1.4775	1.5	1.5225	V	V <sub>SEL2</sub> = Z, V <sub>SEL1</sub> = 1			
		1.7730	1.8	1.8270	V	V <sub>SEL2</sub> = 1, V <sub>SEL1</sub> = 0			
		2.4625	2.5	2.5375	V	V <sub>SEL2</sub> = 1, V <sub>SEL1</sub> = Z			
		3.2505	3.3	3.3495	V	V <sub>SEL2</sub> = 1, V <sub>SEL1</sub> = 1			
Line Regulation	_	_	0.06	_	%	$V_{OUT} = 1.0V,$ $V_{IN} = 2.5V$ to 5.5V, $I_{OUT} = 300$ mA			
Load Regulation	—	—	0.1	—	%	$V_{OUT} = 1.0V$ , $I_{OUT} = 0A$ to $6A$			
Enable Control									
EN Logic Level High	V <sub>EN_H</sub>	1.2	—	—	V	V <sub>EN</sub> rising, regulator enabled			
EN Logic Level Low	V <sub>EN_L</sub>	—	_	0.4	V	V <sub>EN</sub> falling, regulator shutdown			
EN Low Input Current	I <sub>EN_L</sub>	—	0.01	500	nA	V <sub>EN</sub> = 0V			
EN High Input Current	I <sub>EN_H</sub>	—	0.01	500	nA	V <sub>EN</sub> = 5.5V			
Enable Lockout Delay	—	0.15	0.25	0.4	ms				
V <sub>SEL</sub> Logic Level Control									
V <sub>SEL1,2</sub> Logic Level High	V <sub>SEL_H</sub>	1.2	_	-	V	$V_{SEL1,2}$ rising, regulator enabled			
V <sub>SEL1,2</sub> Logic Level Low	V <sub>SEL_L</sub>	—		0.4	V	V <sub>SEL1,2</sub> falling, regulator shutdown			
V <sub>SEL1,2</sub> Logic Level Open	V <sub>SEL_O</sub>	—	0.8	—	V	V <sub>SEL1,2</sub> falling, regulator shutdown			
V <sub>SEL1,2</sub> Low Input Current	I <sub>VSEL_L</sub>	-1	0.01	1	μA	V <sub>SEL1,2</sub> = 0V			
V <sub>SEL1,2</sub> High Input Current	I <sub>VSEL_H</sub>	-1	0.01	1	μA	V <sub>SEL1,2</sub> = 5.5V			

**Note 1:** Specification for packaged product only.

**2:** Tested in open loop. The closed-loop current limit is affected by the inductance value.

## ELECTRICAL CHARACTERISTICS<sup>(1)</sup> (CONTINUED)

Boldface values indicate -40			PV <sub>IN</sub> = 5\	/; V <sub>OUT</sub> =	1V; C <sub>OU</sub> -	<sub>Γ</sub> = 2 x 47 μF; T <sub>A</sub> = +25°C.
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
T <sub>ON</sub> Control/Switching Freq	uency					
Switching On Time	T <sub>ON</sub>	—	180	—	ns	V <sub>IN</sub> = 5V, V <sub>OUT</sub> = 1V
Switching Frequency	FREQ		1.2	-	MHz	V <sub>OUT</sub> = 1.0V, I <sub>OUT</sub> = 3A, L = 0.47 μH
		_	1.1	—		V <sub>OUT</sub> = 3.3V, I <sub>OUT</sub> = 3A, L = 0.47 μH
Maximum Duty Cycle	DCMAX		_	100	%	
Short-Circuit Protection						
High-Side MOSFET Forward Current Limit	I <sub>LIM_HS</sub>	8	10	12	A	Note 2
Low-Side MOSFET Forward Current Limit	I <sub>LIM_LS</sub>	_	8	—	A	Note 2
Low-Side MOSFET Negative Current Limit	I <sub>LIM_NEG</sub>	-2	-3	-4	A	Note 2
N-Channel Zero-Crossing Threshold	I <sub>ZC_TH</sub>	_	0.9		A	
Current Limit Events before Hiccup	HICCUP		8	_	Cycles	
Hiccup Period before Restart	—		1	_	ms	
Internal MOSFETs						
High-Side On-Resistance	R <sub>DS-ON-HS</sub>	-	30	60	mΩ	I <sub>SW</sub> = 1A
Low-Side On-Resistance	R <sub>DS-ON-LS</sub>	—	16	40	mΩ	I <sub>SW</sub> = -1A
Output Discharge Resistance	R <sub>DS-ON-DSC</sub>	—	10	50	Ω	$V_{EN}$ = 0V, $V_{SW}$ = 5.5V, from $V_{OUT}$ to $P_{GND}$
SW Leakage Current	I <sub>LEAK_SW</sub>		1	10	μA	$PV_{IN} = 5.5V, V_{SW} = 0V,$ $V_{EN} = 0V$
Power Good						
PG Threshold	PG_TH	87	91	95	%V <sub>OUT</sub>	V <sub>OUT</sub> Rising (Good)
PG Hysteresis	PG_HYS	_	4	—	%V <sub>OUT</sub>	V <sub>FB</sub> = V <sub>REF</sub> , V <sub>PG</sub> = 5.5V
PG Blanking Time	PG_BLANK	_	65		μs	
PG Output Leakage Current	PG_LEAK	—	30	300	nA	
PG Sink Low Voltage	PG_SINKV	—	_	200	mV	V <sub>FB</sub> = 0V, V <sub>PG</sub> = 5.5V, I <sub>PG</sub> = 10 mA
Thermal Shutdown						
Thermal Shutdown	T <sub>SHDN</sub>	—	+165	—	°C	T <sub>J</sub> rising
Thermal Shutdown Hysteresis	T <sub>SHDN_HYST</sub>	—	+22	-	°C	T <sub>J</sub> falling
Thermal Latch-Off Soft Start Cycles	TH_LATCH	_	4	_	Cycles	

**Note 1:** Specification for packaged product only.

2: Tested in open loop. The closed-loop current limit is affected by the inductance value.

## **TEMPERATURE SPECIFICATIONS**

<b>Electrical Specifications:</b> Unless otherwise specified, $SV_{IN} = PV_{IN} = 5V$ ; $V_{OUT} = 1V$ ; $C_{OUT} = 2 \times 47 \mu$ F; $T_A = +25^{\circ}$ C. <b>Boldface</b> values indicate $-40^{\circ}$ C $\leq T_J \leq +125^{\circ}$ C.							
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions	
Temperature Ranges							
Junction Temperature	ТJ	-40	_	+125	°C		
Storage Temperature Range	T <sub>A</sub>	-65	—	+150	°C		
Package Thermal Resistances							
Thermal Resistance, 53-Lead, 6 mm x 10 mm x 3 mm B1QFN	$\theta_{JA}$	—	+31	_	°C/W		

#### 2.0 TYPICAL CHARACTERISTIC CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated,  $SV_{IN} = PV_{IN} = 5V$ ;  $V_{OUT} = 1V$ ;  $C_{OUT} = 2 \times 47 \mu$ F;  $T_A = +25^{\circ}$ C.




FIGURE 2-1: Operating Supply Current vs. Input Voltage, Switching.




FIGURE 2-2: High-Side Current Limit vs. Temperature (closed loop).




FIGURE 2-3: Operating Supply Current vs. Temperature, Switching.




FIGURE 2-4: R<sub>DS-ON</sub> vs. Temperature.





FIGURE 2-5: Efficiency vs. Load Current.



Efficiency vs. Load Current.

Note: Unless otherwise indicated,  $SV_{IN} = PV_{IN} = 5V$ ;  $V_{OUT} = 1V$ ;  $C_{OUT} = 2 \times 47 \mu$ F;  $T_A = +25^{\circ}$ C.





FIGURE 2-7:

Efficiency vs. Load Current.



**FIGURE 2-8:** DCM/FPWM I<sub>OUT</sub> Threshold vs. V<sub>IN</sub>.






FIGURE 2-9: Line Regulation: Output Voltage Variation vs. Input Voltage.



**FIGURE 2-10:** Load Regulation: Output Voltage Variation vs. I<sub>OUT</sub>.



*FIGURE 2-11:* Switching Frequency vs. Output Current.







FIGURE 2-12: Switching Frequency vs. Input Voltage.

Note: Unless otherwise indicated,  $SV_{IN} = PV_{IN} = 5V$ ;  $V_{OUT} = 1V$ ;  $C_{OUT} = 2 \times 47 \ \mu\text{F}$ ;  $T_A = +25^{\circ}\text{C}$ .






 $V_{IN}$  Turn-Off (EN =  $PV_{IN}$ ), **FIGURE 2-14:**  $R_{LOAD} = 0.3 \Omega.$ 



**FIGURE 2-15:** 






EN 5V/div VOUT 500 mV/div PG 5V/div

FIGURE 2-17: EN Turn-On into Pre-Biased Output (V<sub>pre-bias</sub> = 0.8V).

1 ms/div


SW


5V/div




**FIGURE 2-18:** Power-up into Short-Circuit.


Note: Unless otherwise indicated,  $SV_{IN} = PV_{IN} = 5V$ ;  $V_{OUT} = 1V$ ;  $C_{OUT} = 2 \times 47 \mu$ F;  $T_A = +25^{\circ}C$ .








**FIGURE 2-20:** Hiccup Mode Short-Circuit Current Limit Response.




 $I_{OUT} = 50 mA.$ 

Switching Waveforms,




**FIGURE 2-22:** Switching Waveforms,  $I_{OUT} = 6A.$ 



**FIGURE 2-23:** 

Load Transient Response.



**FIGURE 2-24:** Line Transient Response.

## 3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

Pin Number	Symbol	Description
2, 3, 4, 5, 23, 24, 39, 40	P <sub>GND</sub>	Power Ground. P <sub>GND</sub> is the ground path for the MIC33M650 power module.
1, 53	AUX_PV <sub>IN</sub>	Auxiliary Power Input Voltage Pin. Connect externally to PVIN.
6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22	SW	Switch Node Pin. SW connects to the internal MOSFETs and inductor. Do not connect any external load to this point.
41, 42	PV <sub>IN</sub>	Power Supply Voltage Pin.
25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38	OUT	Output Side Connection Pin.
43, 44	SV <sub>IN</sub>	Analog Voltage Input Pin. $SV_{IN}$ is the power to the internal reference and control sections of the MIC33M650. Internally connected to $PV_{IN}$ through a 10W resistor.
46, 47	AUX_A <sub>GND</sub>	Auxiliary Analog Ground Pin. Connect externally to A <sub>GND</sub> .
45	V <sub>SEL2</sub>	Output Voltage Selection Control 2 (Input) Pin. The logic state of V <sub>SEL1</sub> and V <sub>SEL2</sub> selects the output voltage. This input has three digital states: High, Low and Floating.
48	V <sub>SEL1</sub>	Output Voltage Selection Control 1 (Input) Pin. The logic state of V <sub>SEL1</sub> and V <sub>SEL2</sub> selects the output voltage. This input has three digital states: High, Low and Floating.
49	EN	Enable (Input) Pin. Logic high enables the operation of the regulator. The EN pin should not be left floating.
50	PG	Power Good (Output) Pin. This is an open-drain output that indicates when the output voltage is higher than the 91% limit.
51	V <sub>OUT</sub>	Output Voltage Sense (Input) Pin. This pin is used to remote sense the output voltage. Connect $V_{OUT}$ as close to the output capacitor as possible to sense the output voltage.
52	A <sub>GND</sub>	Analog Ground Pin. $A_{GND}$ is the internal signal ground for all low-power circuits.
54	EP_OUT	Exposed Thermal Pad. Internally connected to OUT.
55	EP_SW	Exposed Thermal Pad. Internally connected to SW.
56	EP_P <sub>GND</sub>	Exposed Thermal Pad. Internally connected to P <sub>GND</sub> .
57	EP_PV <sub>IN</sub>	Exposed Thermal Pad. Internally connected to PV <sub>IN</sub> .

### TABLE 3-1: PIN FUNCTION TABLE

## 3.1 Power Ground Pin (P<sub>GND</sub>)

 $\mathsf{P}_{GND}$  is the ground path for the MIC33M650 buck converter power stage. The  $\mathsf{P}_{GND}$  pin connects to the sources of the low-side N-Channel MOSFETs, the negative terminals of input capacitors and the negative terminals of output capacitors. The loop for the Power Ground must be as small as possible and separate from the Analog Ground (A\_{GND}) loop.

## 3.2 Switch Node Pin (SW)

Switching node output pin which connects to the internal MOSFETs and inductor. This is a high-frequency connection; therefore, traces should be kept as short and as wide as practical.

## 3.3 Power Supply Voltage Pin (PV<sub>IN</sub>)

Input supply to the source of the internal high-side P-channel MOSFET. The  $PV_{IN}$  operating voltage range is from 2.4V to 5.5V. An input capacitor between  $PV_{IN}$  and the  $P_{GND}$  pin is required and placed as close to the IC as possible.

## 3.4 Output Side Connection Pins (OUT)

Output side connection of the internal inductor. The output capacitors must be connected from this pin group to GND, as close to the module as possible.

## 3.5 Analog Voltage Input Pin (SV<sub>IN</sub>)

This pin is the power to the internal reference and control sections of the MIC33M650. It is internally connected to  $PV_{IN}$  through a 10 $\Omega$  resistor.

## 3.6 Output Voltage Selection Control Pins (V<sub>SEL1</sub>, V<sub>SEL2</sub>)

Output Voltage Selection Control (Input). The logic state of V<sub>SEL1</sub> and V<sub>SEL2</sub> selects the output voltage. This input has three digital states: High, Low and Floating. See Table 4-1.

## 3.7 Enable Pin (EN)

Logic high enables the regulator's operation. Logic low shuts down the device. In the OFF state, the supply current of the device is greatly reduced (typically,  $1.5 \mu$ A). The EN pin should not be left open.

## 3.8 Power Good Pin (PG)

This is an open-drain output that indicates when the output voltage is higher than the 91% limit. There is a 4% hysteresis; therefore, PG will return low when the output voltage falls below 87% of the target regulation voltage.

## 3.9 Output Voltage Sense Pin (V<sub>OUT</sub>)

This pin is used to remote sense the output voltage. Connect to  $V_{OUT}$  as close to the output capacitor as possible to sense the output voltage. It also provides the path to discharge the output through an internal  $10\Omega$  resistor when the device is disabled.

## 3.10 Analog Ground Pin (A<sub>GND</sub>)

Internal signal ground for all low-power circuits. Connect to ground plane. For best load regulation, the connection path from  $A_{GND}$  to the output capacitor ground terminal must be free from parasitic voltage drops.

### 3.11 Auxiliary Analog Ground Pins (AUX\_A<sub>GND</sub>)

Connect these pins to  $A_{GND}$  to make use of the internal decoupling capacitor for  $SV_{\text{IN}}$  pin filtering.

## 3.12 Auxiliary Input Voltage Pins (AUX\_PV<sub>IN</sub>)

Connect these pins to  $PV_{IN}$  to make use of the internal 10  $\mu$ F capacitor for  $PV_{IN}$  filtering/decoupling.

## 3.13 OUT Exposed Pad (EP\_OUT)

It is electrically connected to the OUT pins. It must be externally connected to the output power connection.

## 3.14 SW Exposed Pad (EP\_SW)

It is electrically connected to the SW node.

## 3.15 P<sub>GND</sub> Exposed Pad (EP\_P<sub>GND</sub>)

It is electrically connected to the  $P_{GND}$  pins. It must be connected with thermal vias to the ground plane to ensure adequate heat sinking.

## 3.16 PV<sub>IN</sub> Exposed Pad (EP\_PV<sub>IN</sub>)

It is electrically connected to the  $\mathsf{PV}_{\mathsf{IN}}$  pins. It must be connected to the input power connection.

## 4.0 FUNCTIONAL DESCRIPTION

## 4.1 Device Overview

The MIC33M650 is a high-efficiency, 6A peak current, synchronous buck regulator power module with HyperLight Load mode. The module integrates the inductor, alongside with high-frequency ripple dampening capacitors, on the input and output of the converter and decoupling capacitor for the signal input. The COT control architecture with automatic HyperLight Load mode provides very high efficiency at light loads and ultra-fast transient response.

The MIC33M650 output voltage is set by two  $V_{SEL}$  tri-state logic pins that can set the output voltage to nine different values. See Table 4-1.

The 2.4V to 5.5V input voltage operating range makes the device ideal for single-cell Li-Ion battery-powered applications. The 100% duty cycle capability provides low dropout operation, extending battery life in portable systems. The automatic HyperLight Load mode provides very high efficiency at light loads.

This device focuses on high output voltage accuracy. Total output error is less than 1.5% over line, load and temperature.

The MIC33M650 buck regulator uses an adaptive COT control method. The adaptive on-time control scheme is employed to obtain a nearly constant switching frequency in Continuous Conduction mode. Overcurrent protection is implemented by sensing the current on both the low-side and high-side internal power MOSFETs. The device includes an internal soft start function, which reduces the power supply input surge current at start-up, by controlling the output voltage rise time.

## 4.2 HyperLight Load Mode (HLL)

HLL is a power-saving mode. In HLL, the switching frequency is not constant over the operation current range, but its average value reduces proportionally to the load current. This reduces switching and drive losses and maintains high efficiency as the load current decreases.

## 4.3 Enable (EN)

When the EN pin is pulled low, the IC is in a Shutdown state, with all internal circuits disabled with the PG output low. During shutdown, the part typically consumes  $1.5 \,\mu$ A. When the EN pin is pulled HIGH, the start-up sequence is initiated.

## 4.4 Power Good (PG)

The PG output is generally used for power sequencing where the Power Good output is tied to the enable output of another regulator. This technique avoids all the regulators powering up at the same time, causing large inrush current.

The PG output is an open-drain output. During start-up, when the output voltage rises, the PG output goes high by means of an external pull-up resistor when the output voltage reaches 91% of its set value. The PG threshold has 4% hysteresis, so the PG output stays high until the output voltage falls below 87% of the set value. A built-in 65 µs blanking time is incorporated to prevent nuisance tripping.

The pull-up resistor can be connected to  $V_{IN}$ ,  $V_{OUT}$  or an external source that is less than or equal to  $V_{IN}$ . The PG pin can be connected to another regulator's enable pin for output sequencing. The PG output is deasserted as soon as the enable pin is pulled low, or an input undervoltage condition or any other Fault is detected.

## 4.5 Resistive Discharge (Soft Discharge)

To ensure a known output condition when the device is turned off and then back on, the output is actively discharged to ground by means of an internal  $10\Omega$  resistor. This prevents the load from powering up starting from an undefined condition.

## 4.6 Output Voltage Setting

The MIC33M650 V<sub>SEL1</sub> and V<sub>SEL2</sub> pins are used to choose among nine predefined voltage settings: 0.6V, 0.8V, 0.9V, 1.0V, 1.2V, 1.5V, 1.8V, 2.5V, 3.3V. These pins can be tied to V<sub>IN</sub>, GND or left floating. The relationship between V<sub>SEL1</sub>/V<sub>SEL2</sub> and the output voltage is shown in Table 4-1.

TABLE 4-1: OUTPUT VOLTAGE SETTINGS

V <sub>SEL2</sub>	V <sub>SEL1</sub>	V <sub>OUT</sub>
GND	GND	0.6V
GND	OPEN	0.8V
GND	V <sub>IN</sub>	0.9V
OPEN	GND	1.0V
OPEN	OPEN	1.2V
OPEN	V <sub>IN</sub>	1.5V
V <sub>IN</sub>	GND	1.8V
V <sub>IN</sub>	OPEN	2.5V
V <sub>IN</sub>	V <sub>IN</sub>	3.3V

The output voltage sensing pin, V<sub>OUT</sub>, must be connected to the desired Point-of-Load (POL) regulation, avoiding parasitic resistive drops. It is possible to fine-tune the desired output voltage by adding a series resistor on the V<sub>OUT</sub> pin. This allows slightly higher output value programming, but should not exceed 5% deviation from the V<sub>SEL</sub> selected value.

### EQUATION 4-1:

$$R_{VOUT} = 8.2 \ k\Omega \times TRIM$$

Where:

 $R_{VOUT}$  = V<sub>OUT</sub> series resistance needed for a TRIM% output voltage increase

#### 4.7 **Converter Stability, Output** Capacitor

The MIC33M650 utilizes an internal compensation network and it is designed to provide stable operation with output capacitors from 47  $\mu$ F to 1000  $\mu$ F. This greatly simplifies the design, where the user can add supplementary output capacitance without having to worry about stability.

#### 4.8 Soft Start

Excess bulk capacitance on the output can cause excessive input inrush current. The MIC33M650 internal soft start feature forces the output voltage to rise gradually, keeping the inrush current at reasonable levels. This is particularly important in battery-powered applications. When the EN pin goes high, the output voltage starts to rise. Once the soft start period finishes, the PG comparator is enabled, and if the output voltage is above 91% of the nominal regulation voltage, then the PG output goes high.

The output voltage Soft Start Time, t<sub>SS</sub>, is determined by the soft start equation below. The Soft Start Time can be calculated by:

### **EQUATION 4-2:**

$$t_{SS} = V_{OUT} \times t_{RAMP}$$
$$t_{SS} = 1.0V \times 800 \ \mu s \ V$$
$$t_{SS} = 800 \ \mu s = 0.8 \ ms$$
  
/here:  
$$V_{OUT} = 1.0V$$

W

 $t_{RAMP}$  = 800 µs/V

#### 4.9 **Dropout Operation**

As the input voltage approaches the output voltage, the minimum on-time limits the maximum duty cycle. To achieve a 100% duty cycle, the high-side switch is latched on when the duty cycle reaches around 92% and stays latched until the output voltage falls 4% below its regulated value. In dropout, the output voltage is determined by the input voltage minus the voltage drop across the high-side MOSFET.

#### 4.10 Switching Frequency

The switching frequency of the MIC33M650 is determined by the internal On-Time (T<sub>ON</sub>) calculation. For an input voltage of 5V and an output voltage of 1V, the typical value of T<sub>ON</sub> is 180 ns.

The resulting switching frequency can be estimated by the following equation:

### **EQUATION 4-3:**

$$f_{SW} = V_{OUT} / (V_{IN} \times T_{ON})$$

The above equation is only valid in Continuous Conduction mode and for a lossless converter. In practice, losses will cause an increase of the switching frequency with respect to the ideal case. As the load current increases, losses increase too and so does the switching frequency.

The on-time calculation is adaptive, in that the  $\ensuremath{\mathsf{T}_{\text{ON}}}$ value is modulated based on the input voltage and on the target output voltage to stabilize the switching frequency against their variations. Losses are not accounted for.

**TABLE 4-2:** T<sub>ON</sub> FOR TYPICAL **APPLICATIONS** 

V <sub>IN</sub> (V)	V <sub>OUT</sub> (V)	T <sub>ON</sub>
5	0.6	110
	1	180
	1.8	340
	2.5	490
	3.3	610
3.3	1	270

#### 4.11 Undervoltage Protection (UVLO)

Undervoltage protection ensures that the IC has enough voltage to bias the internal circuitry properly and provide sufficient gate drive for the power MOSFETs. When the input voltage starts to rise, both power MOSFETs are off and the PG output is pulled low. The IC starts at typically 2.225V and has a typical 153 mV of hysteresis to prevent chattering between the UVLO High and Low states.

## 4.12 Overtemperature Fault

The MIC33M650 monitors the die junction temperature to keep the IC operating properly. If the IC junction temperature exceeds +165°C, both power MOSFETs are immediately turned off. The IC is allowed to restart when the die temperature falls below +143°C.

During recovery from a thermal shutdown event, if the regulator hits another thermal shutdown event before PG can be achieved, the controller resets again. If this happens four times in a row, the part will be in a Latch-Off state and the MOSFETs are permanently latched off. The MIC33M650 will not restart unless the input power is cycled or the EN pin is set low and then high again. This latch-off feature eliminates the thermal stress on the MIC33M650 during a persistent Fault event.

## 4.13 Safe Start-up into a Pre-Biased Output

The MIC33M650 is designed for safe start-up into a pre-biased output. This feature prevents high negative inductor current flow in a pre-bias condition which can damage the IC. This is achieved by not allowing PWM operation until the control loop commands eight switching cycles. After eight cycles, the low-side negative current limit is switched from 0A to -3A. The cycle counter is reset to zero if the EN pin is pulled low, or an input undervoltage condition or any other Fault is detected.

### 4.14 Current Limiting

The MIC33M650 regulator uses both high-side and low-side current sense for current limiting. When the high-side current sense threshold is reached, the high-side MOSFET is turned off and the low-side MOSFET is turned on. The low-side MOSFET stays on until the current falls to 80% of the high-side current threshold value, then the high side can be turned on again. If the overload condition lasts for more than seven cycles, the MIC33M650 enters hiccup current limiting and both MOSFETs are turned off. There is a cool-off period before the MOSFETs are allowed to be turned on. If the regulator has another hiccup event before it reaches the PG threshold on restart, it will turn off both MOSFETs and wait for the cool-off period. If this happens for more than three times in a row, then the part enters the Latch-Off state, which will permanently turn off both MOSFETs until the part is reset by cycling input power or by toggling the enable input.

## 4.15 Thermal Considerations

Although the MIC33M650 is capable of delivering up to 6A under load, the package thermal resistance and the device internal power dissipation may dictate some limitations to the continuous output current.

As a reference, for  $V_{IN} = 5V$ ,  $V_{OUT} = 1V$ ,  $I_{OUT} = 5A$ , the evaluation board application shows a stable +40°C chip package self-heating (DT100107).

For V<sub>IN</sub> = 5V, V<sub>OUT</sub> = 3.3V, the same self-heating is produced at about 4A.

If operated above the rated junction temperature, electrical parameters may drift beyond characterized specifications. The MIC33M650 is protected under all circumstances by thermal shutdown.

NOTES:

## 5.0 APPLICATION INFORMATION

## 5.1 Output Voltage Sensing

To achieve accurate output voltage regulation, the  $V_{OUT}$  pin (internal feedback divider top terminal) should be Kelvin connected as close as possible to the point of regulation top terminal. Since both the internal reference and the internal feedback divider's bottom terminal refer to  $A_{GND}$ , it is important to minimize voltage drops between  $A_{GND}$  and the point of regulation return terminal (typically the ground terminal of the output capacitor which is closest to the load).

## EQUATION 5-1:

$$P_{WINDING(HT)} = R_{WINDING(20C)} \times (1 + 0.0042 \times (T_H - T_{20C}))$$

Where:

 $T_H$  = Temperature of Wire Under Full Load

 $T_{20C}$  = Ambient Temperature

*R<sub>WINDING(20C)</sub>* = Room Temperature Winding Resistance (usually specified by the manufacturer)

## 5.2 Output Capacitor Selection

The type of output capacitor is usually determined by its Equivalent Series Resistance (ESR). Voltage and RMS current capability are two other important factors for selecting the output capacitor. Recommended capacitor types are ceramic, OS-CON and POSCAP. The output capacitor ESR is usually the main cause of the output ripple. The output capacitor ESR also affects the control loop from a stability point of view. The maximum value of ESR is calculated using Equation 5-2.

## **EQUATION 5-2:**

$$ESR_{C_{OUT}} \leq \frac{\Delta V_{OUT(PP)}}{\Delta I_{L(PP)}}$$
Where:  

$$\Delta V_{OUT(PP)} = Peak-to-Peak Output Voltage Ripple$$

$$\Delta I_{L(PP)} = Peak-to-Peak Inductor Current Ripple$$

The peak-to-peak inductor current ripple can be calculated with the following formula:

## **EQUATION 5-3:**

$$\Delta I_{L(PP)} = \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{V_{IN(MAX)} \times f_{SW} \times L}$$
  
Where:  
 $L = 0.47 \ \mu H$ 

The total output ripple is a combination of the ESR and the output capacitance. The total ripple is calculated in Equation 5-4.

## **EQUATION 5-4:**

$$\Delta V_{OUT(PP)} = \sqrt{\left(\frac{\Delta I_{L(PP)}}{C_{OUT} \times f_{SW} \times 8}\right)^2 + \left(\Delta I_{L(PP)} \times ESR_{C_{OUT}}\right)^2}$$
  
Where:  
$$C_{OUT} = \text{Output Capacitance Value}$$
$$f_{SW} = \text{Switching Frequency}$$

The output capacitor RMS current is calculated in Equation 5-5.

## **EQUATION 5-5:**

$$I_{C_{OUT(RMS)}} = \frac{\Delta I_{L(PP)}}{\sqrt{12}}$$

The power dissipated in the output capacitor is:

### **EQUATION 5-6:**

$$P_{DISS(COUT)} = I_{COUT(RMS)}^2 \times ESR_{COUT}$$


## 5.3 Input Capacitor

The MIC33M650 integrates high-frequency input bypass capacitors, connected between  $PV_{IN}$  and  $P_{GND}$ , and an additional 10  $\mu$ F, low-ESR ceramic capacitor for input ripple smoothing, connected between  $P_{GND}$  and AUX\_PV\_IN. Therefore, the connection between  $PV_{IN}$  and AUX\_PV\_IN should have very low stray resistance and inductance (i.e., many vias) to take advantage of the internal 10  $\mu$ F capacitor. While the internal 10  $\mu$ F capacitor can support the RMS ripple current, additional external input ceramic capacitors can be optionally added to further attenuate the input voltage ripple amplitude. The need for additional external input capacitance also depends on the impedance of the input supply distribution network.

NOTES:


## 6.0 PACKAGING INFORMATION

## 6.1 Package Marking Information




Legend	XXX Y YY WW NNN ©3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-1272 Rev B Sheet 1 of 2

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Number of Terminals	Ν	53			
Pitch	е		0.50 BSC		
Overall Height	Α	2.95	3.00	3.05	
Standoff	A1	0.00	0.02	0.05	
Terminal Thickness	A3		0.203 REF		
Overall Length	D		6.00 BSC		
Exposed Pad Length	D2	1.225	1.275	1.325	
Exposed Pad Length	D3	0.60	0.65	0.70	
Exposed Pad Length	D4	0.55	0.65		
Overall Width	E	10.00 BSC			
Exposed Pad Width	E2	4.475	4.525	4.575	
Exposed Pad Width	E3	1.575	1.625	1.675	
Exposed Pad Width	E4	0.45	0.50	0.55	
Exposed Pad Width	E5	0.60	0.65	0.70	
Exposed Pad Width	E6	6.573	6.623	6.673	
Package Edge to Exposed Pad	K1	0.85	0.90	0.95	
Package Edge to Exposed Pad	K2	0.85	0.90	0.95	
Exposed Pad to Exposed Pad	K3	1.90	1.95	2.00	
Exposed Pad to Exposed Pad	K4	0.45	0.50	0.55	
Exposed Pad to Exposed Pad	K5	0.45	0.50	0.55	
Exposed Pad to Exposed Pad	K6	0.45	0.50	0.55	
Terminal Width	b	0.20	0.25	0.30	
Terminal Length	L	0.45	0.50	0.55	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated


3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-1272 Rev B Sheet 2 of 2

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-3272 Rev B Sheet 1 of 2

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		5.68	
Contact Pad Spacing	C2		9.68	
Contact Pad Width (X53)	X1			0.30
Contact Pad Length (X53)	Y1			1.02
Center Pad Width	X2			0.65
Center Pad Length	Y2			1.68
Center Pad Width (X4)	X3			1.33
Center Pad Length (X2)	Y3			4.58
Center Pad Width	X4			0.70
Center Pad Length	Y4			6.62
Center Pad Length	Y5			0.70
Center Pad Length	Y6			0.55
Contact Pad to Center Pad (X2)	G1	0.45		
Contact Pad to Contact Pad (X48)	G2	0.20		
Contact Pad to Center Pad	G3	0.45		
Contact Pad to Center Pad	G4	0.45		
Contact Pad to Center Pad	G5	0.20		
Contact Pad to Center Pad	G6	0.20		
Contact Pad to Center Pad	G7	0.30		
Thermal Via Diameter	V		0.33	
Thermal Via Pitch (X12)	EV		1.20	

### RECOMMENDED LAND PATTERN

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process
- 3. Thermal vias are centered within each exposed pad.

Microchip Technology Drawing C04-3272 Rev B Sheet 2 of 2

NOTES:

## APPENDIX A: REVISION HISTORY

## **Revision A (September 2019)**

• Original release of this document.

NOTES:

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	Ť	<u>xx</u>	- <u>xx</u>		Example	es:	
Device	Temperature Range	Package	Tape and Reel Option		,	M650YMP: M650YMP-TR:	Extended Temperature Range, 53-Lead B1QFN Extended Temperature Range, 53-Lead B1QFN, Tape and Reel
Device:	MIC33M650: 6A, Pin S HyperLig	trapping Power I ht Load <sup>®</sup> Mode a	Module with and Output Voltage Sele	ct			
Temperature Range:	Y = -40°C to +125	5°C (Extended)					
Package:	MP = 53-Lead Ver 6 mm x 10 m		Quad Flat B1QFN,		Note 1:	catalog part n is used for orc	el identifier only appears in the umber description. This identifier lering purposes and is not printed package. Check with your
Tape and Reel Option:	TR = Tape and Re	el				Microchip Sal	es Office for package availability and Reel option.

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet Iogo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified Iogo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2019, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-5074-0

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



## Worldwide Sales and Service

### AMERICAS

**Corporate Office** 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

**Boston** Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

Tel: 86-756-3210040

### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141

Tel: 81-6-6152-7160

Tel: 81-3-6880- 3770

Tel: 82-53-744-4301

Tel: 60-3-7651-7906

Tel: 63-2-634-9065

Tel: 65-6334-8870

Taiwan - Hsin Chu

Taiwan - Kaohsiung

Tel: 886-2-2508-8600

Thailand - Bangkok

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Tel: 31-416-690399 Fax: 31-416-690340

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4450-2828

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Italy - Padova

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

**Netherlands - Drunen** 

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

Japan - Osaka

Japan - Tokyo

Korea - Daegu

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur

Malaysia - Penang

Philippines - Manila

Singapore

Taiwan - Taipei

China - Zhuhai

Tel: 60-4-227-8870

Tel: 886-3-577-8366

Tel: 886-7-213-7830

Tel: 66-2-694-1351