

# Meridian Innovation MI48xx Thermal Image Processor

**Data sheet** 

**Revision 3.1.3 – June 2022** 

Firmware compatibility: 3.3.1 or higher



## Contents

1.	DESCRIPTION	4
2.	ORDER INFORMATION	5
3.	PINOUT INFORMATION	5
3.1.	Pin Configuration – MI48Ax, SPI/I <sup>2</sup> C Interface	5
3.2.	Pin Configuration – MI48BX, USB Interface	6
3.3.	Pin Description	7
3.4.	Special Pin Handling	9
4.	FUNCTIONAL DESCRIPTION	
4.1.	Architectural Overview	10
4.1.1	1. SenXor Bus Interface	
4.1.2	2. I <sup>2</sup> C Bus Interface	
4.1.3		
4.1.4		
4.1.5	5. Data Frame Buffers and Thermal Image Processing	
4.2.	MI48xx Register Map	11
4.3.	Detailed Register Description	12
4.4.	SenXor Bus Interface	
4.5.	I <sup>2</sup> C Bus Interface (MI48Ax)	18
4.5.2	1. I <sup>2</sup> C Slave Address	
4.5.2	2. I <sup>2</sup> C Command	
4.5.3		
4.5.4	4. Read Command	
4.6.	SPI Interface (MI48Ax)	20
4.6.2	1. SPI Interface Operation	
4.6.2		
4.6.3		
4.6.4	4. Temperature Data	
4.7.	Thermal Data Acquisition	22
4.8.	Thermal Data Readout	
4.8.2		
4.8.2	2. Low Power Considerations	
4.9.	Low-level Thermal Data Processing	23
4.9.2		
4.9.2	2. Bad Pixel Correction	



4.9. 4.9.		
4.10.	Accessing User Flash	25
5.	ELECTRICAL AND THERMAL CHARACTERISTICS	
5.1.	Absolute Maximum Rating	26
5.2.	Nominal Operating Conditions	27
6.	DYNAMIC TIMING CHARACTERISTICS	
6.1.	MI48xx Clock	27
6.2.	MI48xx Reset	27
6.2.		
6.2.	2. First time power-up	
6.3.	I <sup>2</sup> C Characteristics	28
6.4.	SPI Interface	29
7.	PACKAGE INFORMATION	
8.	REFERENCE DESIGN	
8.1.	MI48Ax – SPI/I2C Interface to Host	31
8.1.		
8.1.	2. Bill of Materials	
8.2.	MI48Bx – USB Interface to Host	
8.2.		
9.	PCB DESIGN CONSIDERATIONS	
10.	REVISION HISTORY	
11.	LEGAL INFORMATION	
12.	CONTACTS INFORMATION	
13.	APPENDIX I	



## **1. DESCRIPTION**

Meridian Innovation's MI48XX is a specialised integrated circuit (IC) that is a companion to the MI08XX camera module featuring SenXor<sup>™</sup> long-wave infrared (LWIR) imaging sensor. The MI48XX handles the low-level control signalling necessary to capture raw sensor data from the thermal imaging array. It also provides standard interfaces for communication with a host controller.

The MI48XX is currently available in two different versions, each version supporting a different interface to the host system. The MI48Ax has Inter-Integrated Circuit (I<sup>2</sup>C) bus – for conveying commands to the MI48Ax and obtaining status from it, and serial peripheral interface (SPI) – for readout of thermal data. The MI48Bx has a USB interface for communicating both control/status and thermal data. The communication protocol that must be used by the host application layer to exchange command-acknowledge type of messages is specified elsewhere.

Fig. 1 shows conceptual diagrams of systems that embed the SenXor<sup>™</sup> camera module and the MI48Ax with I<sup>2</sup>C and SPI interfaces or the MI48Bx with USB interface.




Fig. 1. Conceptual diagrams of two thermal imaging solutions based on Meridian Innovation's camera module and the companion MI48XX IC. In a) the MI48Ax interfaces a host MCU via SPI and I<sup>2</sup>C interfaces, potentially forming part of a single-board embedded system. In b) the camera module and the MI48Bx are potentially comprising a separate unit, which connects via USB to an independent computer system or a mobile device.

The MI48XX also performs low-level processing of the data read out from the camera modules. Specifically, it handles the per-pixel calibration, performs bad pixel correction (BPC), converts the raw camera data to temperature, and suppresses the noise inherent to



the signals coming from the pixels. In this way it greatly facilitates the development of applications embedding the SenXor<sup>™</sup> thermal imaging sensor.

The MI48XX is housed in a 5 mm by 5 mm, 32-pin leadless package featuring an exposed bottom thermal pad – quad flat no-lead QFN33.


## **2. O**RDER **INFORMATION**

	•
Table 1.	<b>ORDERING INFORMATION</b>


Product Code	Package	Firmware Version	Interface	Min. Quantity
MI48A3	QFN33 (plastic, quad-flat, no-leads, thermal ground pad at the bottom)	3.3.1 or higher	SPI/I <sup>2</sup> C	100
MI48B3	QFN33 (plastic, quad-flat, no-leads, thermal ground pad at the bottom)	3.3.1 or higher	USB	100

## **3. PINOUT INFORMATION**

## 3.1. Pin Configuration – MI48Ax, SPI/I<sup>2</sup>C Interface



## **3.2.** Pin Configuration – MI48BX, USB Interface





## 3.3. Pin Description

PIN NO.	PIN NAME	ТҮРЕ	DESCRIPTION			
1	SPI_MISO	0	Master Input Slave Output of the SPI bus.			
2	SPI_MOSI	I	Master Output Slave Input of the SPI bus.			
3	SPI_CLK	I	Serial Clock of the SPI bus.			
4	SPI_nSS	I	Slave Select of the SPI bus.			
5	I2C_SCL	I	Clock line of the I <sup>2</sup> C bus.			
6	I2C_SDA	I/O	Data line of the I <sup>2</sup> C bus.			
7	SENXOR_3	I/O	SenXor Bus. Connect directly to camera module pin: SENXOR_3.			
8	SENXOR_10	I/O	SenXor Bus. Connect directly to camera module pin: SENXOR_10.			
9	XTAL_IN	I	External 12MHz crystal input. Connect through a 18pF capacitor to ground.			
10	XTAL_OUT	0	External 12MHz crystal output. Connect through a 18pF capacitor to ground			
11	SENXOR_5	I/O	SenXor Bus. Connect directly to camera module pin: SENXOR_5.			
12	SENXOR_8	I/O	SenXor Bus. Connect directly to camera module pin: SENXOR_8.			
13	SENXOR_7	I/O	SenXor Bus. Connect directly to camera module pin: SENXOR_7.			
14	SENXOR_6	I/O	SenXor Bus. Connect directly to camera module pin: SENXOR_6.			
15	VDD	Р	Power supply. Nominal 3.3 V.			
16	nRESET	I	Active low hardware reset.			
17	SWDIO	-	Serial Wire Debug DATA.			
18	SWCLK	-	Serial Wire Debug CLOCK.			
19	SENXOR_9	I/O	SenXor Bus. Connect directly to camera module pin: SENXOR_9.			
20	SENXOR_11	I/O	SenXor Bus. Connect directly to camera module pin: SENXOR_11.			
21	SENXOR_4	I/O	SenXor Bus. Connect directly to camera module pin: SENXOR_4.			
22	ADDR	I	I <sup>2</sup> C chip select address.			
23	DATA_READY	0	Active high output.			
24	RESERVED	-	Reserved pin. Do not connect.			
25	VSS	Р	Ground.			
26	LDO_CAP	Р	Internal LDO output pin. Connect through a 2.2uF capacitor to ground.			
27	VDD	Р	Power supply. Nominal 3.3V.			
28	PL_1	I	Pull low. Connected to ground via 10 k $\Omega$ resistor.			
29	SENXOR_1	I/0	SenXor Bus. Connect directly to camera module pin: SENXOR_1.			
30	PU_1	I	Pull up. Connect to VDD via 10 k $\Omega$ resistor.			
31	PL_2	I	Pull low. Connected to ground via 10 k $\Omega$ resistor.			
32	VDD	Р	Power supply.			
33	VSS	Р	Thermal pad. Connect to ground.			

### Table 2.PIN DESCRIPTION OF MI48Ax 1)

<sup>1)</sup> The term 'camera module' in Table 2 and Table 3 refers to the MI08XXX camera module.

PIN NO.	PIN NAME	ТҮРЕ	DESCRIPTION			
1	I2C_SCL	1	Clock line of the I <sup>2</sup> C bus (MI48 as I <sup>2</sup> C master)			
2	I2C_SDA	I/O	Data line of the I <sup>2</sup> C bus (MI48 as I <sup>2</sup> C master)			
3	RESERVED	-	Reserved pin. Do not connect.			
4	RESERVED	-	Reserved pin. Do not connect.			
5	SENXOR_10	I/O	SenXor Bus. Connect directly to camera module pin: SENXOR_10.			
6	SENXOR_9	I/O	SenXor Bus. Connect directly to camera module pin: SENXOR_9.			
7	SENXOR_3	I/O	SenXor Bus. Connect directly to camera module pin: SENXOR_3.			
8	SENXOR_4	I/O	SenXor Bus. Connect directly to camera module pin: SENXOR_4.			
9	XTAL_IN	I	External 12MHz crystal input. Connect through a 18pF capacitor to ground.			
10	XTAL_OUT	0	External 12MHz crystal output. Connect through a 18pF capacitor to ground.			
11	SENXOR_5	I/O	SenXor Bus. Connect directly to camera module pin: SENXOR_5.			
12	SENXOR_8	I/O	SenXor Bus. Connect directly to camera module pin: SENXOR_8.			
13	SENXOR_7	I/O	SenXor Bus. Connect directly to camera module pin: SENXOR_7.			
14	SENXOR_6	I/O	SenXor Bus. Connect directly to camera module pin: SENXOR_6.			
15	VDD	Р	Power supply. Nominal 3.3 V.			
16	nRESET	I	Active low hardware reset.			
17	RESERVED	-	Reserved pin. Do not connect.			
18	RESERVED	-	Reserved pin. Do not connect.			
19	RESERVED	-	SenXor Bus. Connect directly to camera module pin: SENXOR_9.			
20	SENXOR_11	I/O	SenXor Bus. Connect directly to camera module pin: SENXOR_11.			
21	USB_VBUS	I	Power supply from USB host.			
22	USBD_N	I/O	Full speed USB Data			
23	USBD_P	I/O	Full speed USB Data+.			
24	RESERVED	-	Reserved pin. Do not connect.			
25	VSS	Р	Ground.			
26	LDO_CAP	Р	Internal LDO output pin. Connect through a 2.2uF capacitor to ground.			
27	VDD	Р	Power supply. Nominal 3.3V.			
28	PL_1	I	Pull low. Connected to ground via 10 k $\Omega$ resistor.			
29	SENXOR_1	I/0	SenXor Bus. Connect directly to camera module pin: SENXOR_1.			
30	PL_2	I	Pull low. Connected to ground via 10 k $\Omega$ resistor.			
31	PU_1	I	Pull up. Connect to VDD via 10 k $\Omega$ resistor.			
32	VDD	Р	Power supply.			
33	VSS	Р	Thermal pad. Connect to ground.			

#### Table 3.PIN DESCRIPTION OF MI48Bx



## 3.4. Special Pin Handling

#### Table 4.PIN TERMINATION - MI48Ax

Pin No	Pin Name	Termination	Value
5	I2C_SCL	Pull up	4.7 kΩ
6	I2C_SDA	Pull up	4.7 kΩ
23	DATA_READY	Pull down	10 kΩ
28	PL_1	Pull down	10 kΩ
30	PU_1	Pull up	10 kΩ
31	PL_2	Pull down	10 kΩ

### Table 5.PIN TERMINATION - MI48Bx


Pin No	Pin Name	Termination	Value
5	I2C_SCL	Pull up	4.7 kΩ
6	I2C_SDA	Pull up	4.7 kΩ
28	PL_1	Pull down	10 kΩ
30	PL_2	Pull down	10 kΩ
31	PU_1	Pull up	10 kΩ



## 4. **FUNCTIONAL DESCRIPTION**

## 4.1. Architectural Overview

Fig. 4 shows the internal block diagram of the MI48xx and the interfaces that enable the control of acquisition and readout of thermal data.



#### 4.1.1. SenXor Bus Interface

The SenXor Bus interface serves for capturing raw data from the thermal image sensor.

### 4.1.2. I<sup>2</sup>C Bus Interface

In the MI48Ax the slave I<sup>2</sup>C interface provides software access to the internal registers of the Control and Status block of the MI48Ax.

#### 4.1.3. SPI Interface

In MI48Ax, the slave SPI interface serves to read out a temperature data frame from the Output Frame Buffer, indicated by DATA\_READY output signal, as shown in Fig. 6.



#### 4.1.4. USB Interface

In the MI48Bx the USB interface serves for conveying both control and status information, as well as readout of the temperature data from the Output Frame Buffer. The communication via USB relies on a specific protocol which must be implemented at the application layer of the host system; The reference manual can be found on Meridian Innovation's web-site.

### 4.1.5. Data Frame Buffers and Thermal Image Processing

The Input and Output Frame Buffers allow the dynamics of thermal data capturing via the SenXor Bus to be decoupled from the dynamics of thermal data readout via the SPI interface, and to realise data frame averaging of software-controlled depth as an elementary noise reduction technique. The low-level Thermal Image Processing applies per-pixel calibration and bad pixel correction based on calibration data stored in the camera module, and translates the raw sensor data to temperature in degrees Kelvin. Further noise reduction can be programmatically enabled to reduce the fluctuations in the temperature readout of individual pixels, which leads to a more stable readout and allows for an enhanced image upon visualisation of the thermal data.

## 4.2. MI48xx Register Map

The MI48xx has several software-accessible registers that allow the control of thermal image capture and readout, the establishment of a power-down state, as well as obtaining relevant status information from the camera module and the MI48xx itself.

The registers are summarized in Table 6 and are accessible only via the I<sup>2</sup>C interface.

Register Name	Address	Access Type	Description
FRAME_MODE	0xB1	RW	Control the capture and readout of thermal data
FW_VERSION_1	0xB2	R	Firmware Version (Major, Minor)
FW_VERSION_2	0xB3	R	Firmware Version (Build)
FRAME_RATE	0xB4	RW	Frame rate
POWER_DOWN_1	0xB5	RW	Control of power down parameters
STATUS	0xB6	R	Status of the attached camera module and MI48xx interface operations
CLK_SPEED	0xB7	RW	Control of internal clock parameters
SENXOR_TYPE	0xBA	R	Type of the attached camera module
SENSITIVITY_FACTOR	0xC2	RW	Sensitivity correction factor

#### Table 6.REGISTER MAP

EMISSIVITY	0xCA	RW	Emissivity value for conversion of SenXor <sup>™</sup> data to temperature
OFFSET_CORR	0xCB	RW	Fixed temperature shift of the entire frame for fine tuning the accuracy at product level
SENXOR _ID	0xE0 – 0xE5	R	Serial number of the attached camera module
FILTER_CONTROL	0xD0	RW	Filter configuration and control
FILTER_SETTING_1	0xD1 – 0xD2	RW	Parameters for the temporal filter
FILTER_SETTING_2	0xD3	RW	Parameters for the rolling average filter
USER_FLASH_CTRL	0xD8	RW	Enable/Disable host access to User Flash

## 4.3. Detailed Register Description

Addr.	0xB1	Reset Value	0x20
Bits	Field Name	Access	Description
0	GET_SINGLE_FRAME	RW	Setting this bit to 1 leads to the acquisition of a single frame. This bit is automatically reset to 0 after the acquisition of one frame. Note that writing 1 to this bit prior to it being auto- reset and prior to DATA_READY going high will restart the frame acquisition. DATA_READY will remain low until the data from the restarted acquisition is available in the output buffer.
1	CONTINOUS_STREAM	RW	Setting this bit to 1 instructs the MI48xx to operate in Continuous Capture Mode, whereby it continuously acquires data from the camera module and updates the readout buffer accessible through the SPI interface. Resetting this bit to 0 instructs the MI48xx to stop continuous data acquisition. This also resets to 0 the DATA_READY pin and the corresponding bit 4 of the STATUS register.
2-4	READOUT_MODE	RW	Configure the readout mode of the output frame buffer, accessible through the SPI interface. Currently only Full-Frame Readout Mode is implemented, where the host controller can read out the frame only when it is captured and processed in its entirety. Values: 0 – Full-Frame Readout Mode 1 to 7 – Reserved.

## Table 7.FRAME\_MODE (0xB1)



5	NO_HEADER	RW	Setting this bit to 1 eliminates the Header from the
			Thermal Data Frame transferred through the SPI
			interface.
			Resetting this bit to 0 includes the HEADER in the
			Thermal Data Frame, as shown in Section 4.6.
6-7	RESERVED	-	Not accessible.

#### Table 8. FW\_VERSION\_1 (0xB2)

Addr.	0xB2	Reset	As per FW Version	
		Value		
Bits	Field Name	Access	Description	
0-3	MINOR	R	Minor Firmware Version Number	
4-7	MAJOR	R	Major Firmware Version Number	

#### Table 9. FW\_VERSION\_2 (0xB3)

Addr.	0xB3	Reset	As per FW Version	
		Value		
Bits	Field Name	Access	Description	
0-7	BUILD	R	Firmware build number	

The Firmware version is represented as MAJOR.MINOR.BUILD. The three numbers are stored in FW\_VERSION\_1 and FW\_VERSION\_2, as per Table 8 and Table 9 above.

## Table 10. FRAME\_RATE (0xB4)

Addr.	0xB4	Reset	0x04
		Value	
Bits	Field Name	Access	Description
0-6	FRAME_RATE_DIVIDER	RW	The value of these bits establishes the rate at which the host controller can read out thermal data frame from the Output Frame Buffer through the SPI interface. The value must be an unsigned integer representing the frame rate divisor of the maximum frame rate, FPS_MAX, of the attached camera module: FPS = FPS_MAX / FRAME_RATE_DIVIDER.
7	RESERVED	_	Exception is FRAME_RATE = 0, which yields FPS_MAX.



Addr.	0xB5	Reset	0x00
		Value	
Bits	Field Name	Access	Description
0-5	SLEEP_PERIOD	RW	The length of time during which the MI48xx and the attached SenXor <sup>TM</sup> camera module stay in low power mode (sleep mode) after every frame that has been read out through the SPI interface. The value represents time in units of 10 milliseconds, or time in units of 1 s if PERIOD_X100 (bit 6) is set.
6	PERIOD_X100	RW	When this bit is set, the value of SLEEP_PERIOD is in units of 1 s.
7	SLEEP	RW	When this bit is set to 1 the MI48xx will power down the SenXor <sup>™</sup> Camera Module and will enter low power sleep mode itself immediately after. The bit is automatically reset to 0 if MI48xx is addressed via the I <sup>2</sup> C interface, upon which the chip exits sleep mode and powers up the camera module.

#### Table 11.SLEEP\_MODE (0xB5)

The MI48xx supports two ways of low power modes – host-control and automatic.

In host-control mode, the host system dictates when the MI48xx enters and exits sleep mode and for how long it remains in that mode. This is accomplished by setting bit 7 of SLEEP\_MODE (0xB5) register – to enter sleep mode, and by accessing any of the MI48xx registers via the I<sup>2</sup>C interface – to exit sleep mode. Note that the host system does not need to explicitly reset bit 7 of SLEEP\_DOWN register; a read or write to any other register automatically resets this bit to 0.

For automatic sleep mode control, the host must only set the duration of the sleep periods by setting a non-zero sleep period – bits 0 - 5 of the SLEEP\_MODE register. The MI48xx will automatically enter sleep mode at the end of a frame readout.

Addr.	OXB6	Reset	0x00
		Value	
Bits	Field Name	Access	Description
0	RESERVED	-	Not accessible
1	READOUT_TOO_SLOW	R	Reads 1 if the last frame was not readout within the time-period reciprocal to the maximum frame rate of the attached camera module. Relevant only in Continuous Capture Mode (see bit 1, CONTINUOUS_STREAM, of register FRAME_MODE, 0xB1).
2	SENXOR_IF_ERROR	R	Reads 0 otherwise. Auto-reset upon read. Reads 1 if an error was detected on the SenXor interface during power up of the MI48xx.

### Table 12.STATUS (0xB6)

#### MI48xx Data Sheet



3	CAPTURE_ERROR	R	Communication error on the SenXor interface during thermal data capture.
4	DATA_READY	R	This bit reflects the state of the DATA_READY pin, and is intended to be polled by a system that cannot have a hardware connection to the DATA_READY pin. Note however, that when this bit is polled continuously without delay it might cause a drop in the data frame rate. Therefore, it is recommended to introduce a few milliseconds delay between successive polls.
5	BOOTING_UP	R	Reads 1 if the MI48xx is still booting up. Reads 0 after the MI48xx completes its boot up process. Once it reads zero, write to other registers is allowed, and frame capture can start.

## Table 13.CLK\_SPEED (0xB7)

Addr.	0xB7	Reset Value	0x02
Bits	Field Name	Access	Description
0	CLK_SLOW_DOWN	RW	Setting this bit to 0 reduces the internal clock speed of the MI48xx by a half, and leads to a reduction of its dynamic power by approximately the same factor.
1-7	RESERVED	-	Not accessible.

## Table 14.SENXOR\_TYPE (0xBA)

Addr.	0xBA	Reset	As per attached camera module	
		Value		
Bits	Field Name	Access	Description	
0-4	SENXOR_TYPE	R	Camera type module identifier, according to Appendix I.	

## Table 15. SENSITIVITY\_FACTOR (0xC2)

Addr.	0xC2	Reset	Read back from attached camera module and depends
		Value	on its calibration.
Bits	Field Name	Access	Description
0-7	CORR_FACTOR	RW	Multiplicative factor to the temperature readout of every pixel, allowing correction of the sensitivity, e.g. when a protective filter is placed in front of the thermal camera lens.

Addr.	0xCA	Reset Value	0x5F (95 decimal value)
Bits	Field Name	Access	Description
0-7	EMISSIVITY	RW	Emissivity value (percent) to be used in the conversion of raw data captured from SenXor to the temperature data that is readout through the SPI interface. The reset value reflects the emissivity of the black body source used for factory calibration of the camera module. If the target object is known to have a different emissivity, programming the correct value will lead to an accurate readout of the absolute temperature.

## Table 16.EMISSIVITY(0xCA)

## Table 17.OFFSET\_CORR (0xCB)

Addr.	0xCB	Reset	0x00
		Value	
Bits	Field Name	Access	Description
0-7	OFFSET	RW	This register represents a temperature offset that will be added to every pixel in the data frame before it is sent out to the host system. The value is expressed in 2's complement notation (8-bit signed integer) in units of 0.05 K. This allows for fine tuneing any bias in the temperature readout by as much as $+/-6.35$ K with, with 0.05 K increments. For example, to correct an apparent bias of 0.75 K, we must add $-0.75$ K to the data frame, hence write 241 (0xF1) to 0xCB. Conversely, if the apparent offset is -0.75 we must add 0.75 K, hence write 15 (0xOF) to 0xCB. The following Python code may be used as a reference for calculating the OFFSET value (n, below): def value_0xCB(observed_error, unit=0.05): """Calculate necessary value of 0xCB
			<pre>to correct for observed error""" # the offset to be applied is of # opposite sign to the error</pre>
			<pre>n = - int(round(observed_error/unit))</pre>
			if n < 0: return 256 - abs(n)
			else:
			return n

## Table 18. SENXOR\_ID (0xE0—0xE5)

Addr.	0xE0 – 0xE5	Reset	As per SenXor's unique ID
		Value	
Bits	Field Name	Access	Description
0 - 7	PRODUCTION_YEAR	R	Production year (19 – 99) – decimal offset since
			year 2000, i.e. 19 == 2019



8 – 15	PRODUCTION_WEEK	R	Production week (decimal 1 – 52)
15 – 23	MANUF_LOCATION	R	Manufacturing location (decimal 0 – 99)
24 – 63	SERIAL_NUMBER	R	Serial number of the camera module. This number may roll over, but only at the beginning of a new PRODUCTION WEEK.

The SENXOR\_TYPE and SENXOR\_ID uniquely identify every single camera module produced by Meridian Innovation.

## Table 19.FILTER\_CONTROL (0xD0)

Addr.	0xD0	Reset	0x00
		Value	
Bits	Field Name	Access	Description
0	TEMPORAL_ENABLE	RW	Enable temporal data filtering when set to 1. The effect of this filter is determined by the value of register FILTER_SETTING_1 (0xD1 – 0xD2). The higher the value – the more stable the readout temperature, but also – the more noticeable trailing artefacts in a dynamical scene. Note that the use of the temporal filter in conjunction with bit 0 of CLK_SPEED register, CLK_SLOW_DOWN, leads to a reduction in the data frame rate.
1	TEMPORAL_INIT	RW	Initialize temporal filter, when set to 1. This bit must be set to one whenever a new value is written to register FILTER_SETTING_1 (0xD1 – 0xD2), in order for the new setting to take effect. The bit will be automatically reset to 0 after the initialisation is complete, which typically takes around 40 ms.
2	ROLL_AVG_ENABLE	RW	Enable rolling average filter when set to 1. The effect of this filter is influenced by the value of register FILTER_SETTING_2 (0xD3).
3-4	RESERVED	-	Not accessible.
5	MEDIAN_KERNEL_SE	RW	0 – median filter with a kernel size of 3 1 – median filter with a kernel size of 5
6	MEDIAN_ENABLE	RW	Enable median filter with the kernel size according to the MEDIAN_KERNEL_SELECT bit
7	RESERVED	-	Not accessible.

### Table 20. FILTER\_SETTING\_1 (0xD1-0xD2)

Addr.	0xD1 – 0xD2	Reset Value	0x32 (decimal 50)
Bits	Field Name	Access	Description

0 - 7	TEMPORAL_LSB	RW	Least significant 8 bits of the filter strength
8 – 15	TEMPORAL_MSB	RW	Most significant 8 bits of the filter strength

Note that to reproduce the image quality similar to the GUI supplied with the evaluation kit for MI0801 camera module, one must use 125 in FILTER\_SETTING\_1.

#### Table 21. FILTER\_SETTING\_2 (0xD3)

Addr.	0xD3	Reset	0x04 (decimal 4)
		Value	
Bits	Field Name	Access	Description
0 - 7	NUM_FRAMES	RW	Number of frames $N$ , over which to perform the rolling average. The readout value $\overline{T}_i$ of a pixel at frame $i$ , is given by the formula: $\overline{T}_i = \overline{T}_{i-1} + \frac{1}{N}(T_i - \overline{T}_{i-1})$ , where $T_i$ is the latest measured pixel value, and $\overline{T}_{i-1}$ is the readout value at the previous frame.

#### Table 22. USER\_FLASH\_CTRL (0xD8)

Addr.	0xD8	Reset	0x00
		Value	
Bits	Field Name	Access	Description
0	USER_FLASH_ENABL E	RW	When set to 1, enable host to access User Flash via the I2C interface, using register-like byte- access, starting from address 0x00 to address 0x7F inclusive. Once User Flash access has been complete, the host must clear this bit to 0, to regain access to the standard MI48 registers.
1-7	RESERVED	-	Not accessible

## 4.4. SenXor Bus Interface

The SenXor Bus Interface serves to control the camera module and capture the raw data from the thermal image sensor. The designated pins on the MI48xx must be directly connected to the corresponding pins on the MI08XX camera modules. The operation of this interface is entirely controlled by the firmware of MI48xx, which facilitates the design of the host system.

## 4.5. I<sup>2</sup>C Bus Interface (MI48Ax)

The I<sup>2</sup>C interface provides access to the internal register map of the MI48Ax. The following communication protocol is implemented over the I<sup>2</sup>C interface of the MI48Ax, whereby communication is always initiated by the master device on the I<sup>2</sup>C bus, while the MI48Ax acts as a slave device on the I<sup>2</sup>C bus.

#### 4.5.1. I<sup>2</sup>C Slave Address

The I<sup>2</sup>C slave address is composed of 7 bits – A6 to A0. For the MI48Ax bit A6 to A2 are hardwired to '10000', while bit A0 depends on the value registered on the ADDR input pin (pin 22 of the QFN33 package) during hardware reset or power-on reset. Therefore, the MI48Ax can respond to one of two I2C slave addresses, as per Table 22.

#### Table 23. SELECTION OF I<sup>2</sup>C SLAVE ADDRESS.

ADDRESS state	I <sup>2</sup> C chip address
0 (Pull Low)	0x40
1 (Pull High)	0x41

### 4.5.2. I<sup>2</sup>C Command

The I<sup>2</sup>C command consists of 1 byte that includes the 7-bit I<sup>2</sup>C slave address (A6 to A0), followed by one-bit access type designator  $(R/\overline{W}) - 1$  for read access and 0 for write access:

A6 A5 A4 A3	A2 A2	A0 $R/\overline{W}$
-------------	-------	---------------------

Specifically, for the MI48Ax it is:

1	0	0	0	0	0	A0	R/W
---	---	---	---	---	---	----	-----

#### 4.5.3. Write Command

- Master initiates a write command by a Start Condition (S), followed by one byte containing Slave Address in the first 7 bits (A6 to A0), and 0 in the last bit.
- Upon acknowledge (A) from slave, master sends one byte with Slave Internal Register Address (B7 to B0) the register it intends to write to.
- Upon acknowledge from slave (A), master sends one byte of register data (D7 to D0) to be written to the slave.
- Upon acknowledge from slave (A), master terminates the transfer with a Stop Condition (P).

This is summarised below – the shaded fields indicate Slave driving the I<sup>2</sup>C\_SDA line:

s	A6	A5	A4	A3	A2	A2	A0	0	А	B7	B6	B5	B4	B3	B2	B1	B0	A	D7	D6	D5	D4	D3	D2	D1	D0	Α	Ρ	
---	----	----	----	----	----	----	----	---	---	----	----	----	----	----	----	----	----	---	----	----	----	----	----	----	----	----	---	---	--

#### 4.5.4. Read Command

• Master initiates a read command by a Start Condition (S), followed by one byte containing Slave Address in the first 7 bits, (A6 to A0) and 0 in the last bit.



- Upon acknowledge (A) from slave, master sends one byte with Slave Internal Register Address (B7 to B0) the register it intends to read from.
- Upon acknowledge from slave (A), master sends a Repeated Start Condition (RS) followed by one byte containing Slave Address in the first 7 bits, (A6 to A0) and 1 in the last bit
- Slave then sends Acknowledge (A) followed by the one byte of data (D7 to D0).
- Once the master receives the number of bytes it expects from the slave, the master issues Not-Acknowledge (NA) and terminates the transfer with a Stop Condition (P).

This is summarised below – the shaded fields indicate Slave driving the I<sup>2</sup>C\_SDA line:

S	A6	A5	A4	A3	A2	A2	A0	0	A	B7	B6	B5	B4	B3	B2	B1	в0	Α	
RS	A6	A5	A4	A3	A2	A2	A0	1	A	D7	D6	D5	D4	D3	D2	D1	D0	NA	Р

The MI48Ax supports multiple reads, whereby the internal register address is automatically incremented if the Master sends Acknowledge (A) instead of Not-Acknowledge (NA), indicating that it is ready to receive more data.

## 4.6. SPI Interface (MI48Ax)

The SPI interface enables the host processor to read out the thermal data frame assembled by the MI48Ax. The thermal data frame is held in the Output Frame Buffer of the chip and its availability is indicated by the DATA\_READY output signal.

### 4.6.1. SPI Interface Operation

The MI48Ax acts as an SPI slave. The SPI interface master must be operated in Mode 0. Therefore, the SPI\_CLK idles at 0, and a clock cycle corresponds to a half cycle with the clock idle, followed by a half cycle with the clock asserted at 1. The leading and trailing edges of the clock are the rising and falling edges of SPI\_CLK correspondingly. This is illustrated in Fig. 5.

The SPI Interface master should be configured to use 16-bit data width, with the most significant bit (MSB) transferred first. It does not matter if the SPI master (on the host system) releases the SPI\_SS between reads of consecutive words of the same thermal data frame.

SPI_SS		1			:	r :					1			
SPI_CLK	1 1 1 1 1 1	ſĹſ	Ĺ	┥∟┥			ſĹ	_ T				_t	_t	
SPI_MOSI		0	0 ) (	0_)	0 /	<u> </u>	0	0	0	X		0	X O	0
SPI_MISO		[15]XA[	14]XA[	13]X A	[12] /		A[2]	A[1]	X A[0]	χ	B[15]		(B[14]	(B[13]

Fig. 5. Waveform diagram of the thermal data readout through the SPI Interface; A and B refer to the first and second 16-bit words of the data transfer. Vertical dotted lines delineate clock cycles.

Note that for every 2 bytes read from MI48Ax by the host controller over the SPI, the host must write two dummy bytes with the value 0x0000 over the MOSI pin in order to generate the clock for the SPI transfer.

#### 4.6.2. Thermal Data Frame Format

The format of the Thermal Data Frame depends on the value of bit 5 – NO\_HEADER of the FRAME\_MODE register (0xB1). If NO\_HEADER is set to 1, the Data Frame contains only the temperature data, and that is the only data transferred over the SPI interface. Alternatively, the data frame consists of a Frame Header, which is transferred first, followed by the temperature data. The data frame format in this case is shown in Table 23.

 Table 24.
 THERMAL DATA FRAME FORMAT INCLUDING HEADER

Frame Header 80 words (MI08XX)	Frame counter 1 word	SenXor VDD 1 word	SenXor die temperature 1 word	<b>Time</b> stamp 2 words	Max pixel value 1 word	Min pixel value 1 word	<b>CRC</b> 1 word	Reserved 72 words (MI08XX)
Tempe- rature data	8	30 column	* 62 row Pixel D	ata, i.e. 4960	0 words (MIC	08XXX Came	ra Modul	e)

#### 4.6.3. Thermal Data Frame Header Details

The header of the Thermal Data Frame consists of 80 words. Each word is composed of 16 bits, of which the most significant bit (MSB) is transferred first, and the least significant bit is transferred last. Only the first 8 words of the header are significant, as detailed in Table 24. Each word represents an unsigned integer.

Header Byte offset	Size, Bytes	Tag	Description
0	2	Frame counter	Number of frames taken from the since last power up. The value increments by 1 every time a frame is available for readout by the host.
2	2	SenXor VDD	Internal VDD sensed by the MI08XX Camera Module, in unit of 0.0001 V, i.e. 32945 equals 3.2945 V
4	2	SenXor die temperature	Internal die temperature of the connected MI08XX, in units of 0.01 K, i.e. 34001 = 340.01 K
6	4	Time stamp	Time elapsed since first frame was taken. Note that elapsed time is tracked using the external 12 MHz crystal oscillator, which is not as accurate as a standard 32kHz crystals for timing applications.
10	2	Max pixel value	Maximum pixel value of captured frame in units of 0.1 K, i.e. a decimal value of 3304 equals 330.4 K



12	2	Min pixel Value	Minimum pixel value of captured Frame in units of 0.1 K, i.e. a decimal value of 2735 equals 273.5 K
14	2	CRC	Check sum CRC-16/CCITT-FALSE calculated over the thermal data portion of the frame only. Note that the CCITT-FALSE variant of CRC-16 has the following parameters: width=16, poly=0x1021, <b>init=0xFFFF</b> , refin=False, refout=False, xorout=0x0000, check=0x29b1, residue=0x0000

#### 4.6.4. Temperature Data

The temperature data consists of 4960 words. Each word is composed of 16 bits, and the most significant bit is transferred first. Every word represents the temperature of a pixel, as a 16-bit unsigned integer in units of 0.1 K.

For example, the transfer of the 16-bit word 0x0BC1, represents 3009 in decimal and the corresponding temperature is 300.9 K.

## 4.7. Thermal Data Acquisition

The MI48xx supports two data acquisition modes – Single Frame Capture, and Continuous Frame Capture. The capture mode depends on how the capture mode is initiated.

Single Frame Capture mode is triggered by setting to 1 GET\_SINGLE\_FRAME (bit 0) of MODE\_REGISTER (0xB1), and is appropriate when one needs to acquire thermal images at relatively large intervals from one another, e.g. once every 10 min. In such case, it is useful to also set the frame rate to a low value, e.g. by setting the FRAME\_RATE\_DIVIDER in the FRAME\_RATE register at address 0xB4 to the value of 0x20. In this way one can benefit from the noise reduction within the MI48xx itself, so that the obtained thermal data requires minimal processing. GET\_SINGLE\_FRAME is automatically reset to 0.

Continuous Capture mode is initiated by setting to 1 CONTINUOUS\_STREAM (bit 1) of MODE\_REGISTER (0xB1). MI48xx obtains a continuous stream of thermal images from the attached camera module and delivers the processed thermal data frames to the Output Frame Buffer at the frame rate specified by the FRAME\_RATE\_DIVIDER in the FRAME\_RATE register at address 0xB4. To stop the continuous data acquisition, one must reset CONTINUOUS\_STREAM to 0.

## 4.8. Thermal Data Readout

#### 4.8.1. General Considerations

The MI48xx supports Full-Frame readout mode, in which the host processor can read the entire Thermal Data Frame – including Frame Header and the Temperature Data of the entire SenXor<sup>™</sup> pixel array. In the case of the MI48Ax this can happen upon the rise of the DATA\_READY output signal from the MI48xx. This is illustrated in Fig. 6, where the data transfer over the SPI interface is abstractly represented.






image data from MI48Ax.

Note that DATA\_READY is lowered only after the host controller reads out the complete Thermal Data Frame.

In the case of the MI48Bx, the message containing the thermal data frame will be composed and sent out via the USB interface as soon as it is complete.

#### 4.8.2. Low Power Considerations

In Continuous Capture Mode (bit 1, CONTINOUS\_STREAM of the FRAME\_MODE register 0xB1 set to 1), the actual rate of thermal data frame availability depends on two things: a) the value of the FRAME\_RATE\_DIVIDER in register 0xB4, and b) the values of the SLEEP\_PERIOD in the SLEEP\_MODE register 0xB5. Specifically, for the MI48Ax, the period between two assertions of DATA\_READY equals the inverse FPS in milliseconds plus the power-down period in millisecond. An example is shown in Table 25. In the case of the MI48Bx the period between two consecutive messages with data frames transferred via the USB interface is similarly elongated.

### Table 26.DATA\_READY PERIOD

Frame Rate [FPS]	SLEEP PERIOD [ms]	DATA_READY period [ms]
7.5	0	132
7.5	100	232

## 4.9. Low-level Thermal Data Processing

#### 4.9.1. Per Pixel Calibration

Each SenXor<sup>™</sup> module is factory-calibrated per pixel, so that accuracy and uniformity of temperature readout is achieved. The calibration data is accessed by the MI48xx, when connected to a camera module and used in the process of converting the output from the camera module into absolute temperature (in Kelvin).

### 4.9.2. Bad Pixel Correction

Each SenXor<sup>™</sup> module is calibrated per pixel, and any bad pixel is identified during the calibration procedure. Within the MI48xx the readout value of the identified bad pixels is



replaced by an appropriate estimate, based on the temperature of surrounding good pixels, automatically.

### 4.9.3. Camera Module Output to Temperature Conversion

The output of the camera module is readout by the MI48xx and converted into temperature after taking into account the calibration of the connected SenXor<sup>™</sup>, the emissivity value stored in the EMISSIVITY register at address 0xCA, and the emissivity correction factor stored in the EMISSIVITY\_FACTOR register at address 0xC2.

#### 4.9.4. Data Filtering

Data readout from each pixel of SenXor<sup>™</sup> exhibit some fluctuations over time, particularly obvious at high frame rate. The MI48xx can smooth out these fluctuations to a different degree, depending on the application requirements for frame rate, readout stability and accuracy, and the anticipated dynamics of the scene to be observed by thermal imaging.

Image filtering can be performed in two distinct domains: in the time domain and in the spacial domain, as shown in the Fig. 7 below. The MI48 supports 2 different time-domain filters, Temporal Filter and Rolling Average Filter, as well as a Median Filter, for the spatial domain. Which one is turned on and off is dictated by the FILTER\_CONTROL register at 0xD0. The operation of the filters is independent of each other and they can be ON at the same time.




Fig. 7. Conceptual diagram of image denoising filters in the time-domain (left) and in the spatial domain (right).

Time-domain filters maintain the sharpness and features of the image because the denoising algorithm is applied on each pixel individually. However, time-domain filters suffer from 'history' effects. That means that a sudden or fast change in the scene will result is a 'ghost'-like movement or change in the image over consecutive frames. The strength of the Temporal Filter and the depth of the Rolling Average Filter affect the amount of 'ghosting' and must be optimised for the specific application. This is done via



the FILTER\_SETTING\_1 registers at address 0xD1 and 0xD2 (for the Temporal Filter), and via FILTER\_SETTING\_2 register at address 0xD3 (for the Rolling Average Filter). By default, the Rolling Average Filter is turned OFF, while the Temporal Filter is turned ON, and its default strength of 50 is optimal for a slowly changing scene at 9 FPS. Note that the Temporal Filter must be initialised whenever its strength is changed, via the 0xD0 register.

The median filter, which is OFF by default, is a spatial filter and does not introduce ghosting in the image, but potentially smooths out subtle features, particularly if the features in the scene are resolved in too few pixels. The Median Filter supports a kernel of 3 x 3 or 5 x 5 pixels, to avoid excessive smoothing. The selection of the kernel size is done by bit 5 of register 0xD0.

## 4.10. Accessing User Flash

The MI48 contains a 128-byte FLASH memory reserved for the user. This memory can be accessed byte-wise via the I2C interface. Its purpose is to store non-volatile data -- for example, end-product unit calibration data or identification codes. The byte addresses this flash memory enumerate from 0x00 to 0x7F, and is hereafter referred to as User Flash Address.


To access the User Flash for either read or write, the host must enable it by setting bit 0 of the USER\_FLASH\_CTRL register at address 0xD8. At that point, any attempt to access an address between 0x00 and 0x7F including will result in accessing the USER FLASH, i.e. any other MI48 registers that may be mapped to this address range will *not* be visible to the host. The memory map of the MI48 when User Flash access is enabled is shown in Fig. 8.

To resume access to all of the MI48 registers, the host must clear bit 0 of the USER\_FLASH\_CTRL register at address 0xD8, after completing the access (read or write) to the User Flash.

Note that making the User Flash accessible to the host via the I<sup>2</sup>C interface implies a single byte access at a time, and the User Flash address and data are communicated just as any other access to the MI48 registers.

Specifically, for read access, the corresponding byte from the User Flash is placed in the I<sup>2</sup>C data field.

For write access to the User Flash, the data from the I<sup>2</sup>C command is written to the MI48 internal memory, and then it is actually written to the User Flash using a read-update-write sequence. The actual process of writing to the flash involves the copying of the original 128-byte content of the flash to the internal memory of the MI48, updating the relevant byte, then erasing the user flash memory, and finally writing the updated 128-byte contents from the MI48 internal RAM to the User Flash. This process is obviously rather time consuming and should not be performed during continuous frame acquisition. In general, the usage of the User Flash should be avoided during data acquisition. The intended usage is to store some parameters that are end-product specific, during test and calibration of the unit. Then upon power up, the host should read these parameters if needed, before initiating data acquisition, and disable the User Flash thereafter.



## **5. ELECTRICAL AND THERMAL CHARACTERISTICS**

## 5.1. Absolute Maximum Rating

Exceeding the values reported below at any time may lead to a performance deterioration, malfunction or destruction of the chip.

The values reported below are guaranteed by characterization results, not tested in production.

Symbol	Parameter	MIN.	MAX.	Unit
V <sub>DD</sub> -V <sub>SS</sub>	DC Power Supply	-0.3	4	V
VDDX-VDD	Variation between different power pins		50	mV
V <sub>IN</sub>	Input Voltage on any other pin		V <sub>DD</sub>	V
Veftb	Fast transient voltage burst limits to be applied through 100pF + 47uF on V <sub>DD</sub> and V <sub>SS</sub> pins to induce a functional disturbance To be applied through 2.2uF on LDO_CAP and V <sub>SS</sub> Condition: V <sub>DD</sub> = 3.3V, T <sub>A</sub> = 25°C		4.4	kV

#### Table 27.VOLTAGE CHARACTERISTICS

#### Table 28.CURRENT CHARACTERISTICS 1)

Symbol	Parameter	MIN.	MAX.	Unit	
I <sub>DD</sub>	Maximum Current into V <sub>DD</sub>		200		
I <sub>SS</sub>	Maximum Current out of Vss		100	mA	



l <sub>IO</sub>	Maximum Current Sunk by a I/O pin	20	
	Maximum Current Sourced by a I/O pin	20	
	Maximum Current Sunk by total I/O pins	100	
	Maximum Current Sourced by total I/O pins	100	
LU	Static latch-up class (at $T_A = 25^{\circ}C$ )	400	mA

<sup>1)</sup> All interface-related pins are referred to as IO pins.

#### Table 29. THERMAL CHARACTERISTICS

Symbol	Parameter	MIN.	MAX.	Unit
TA	Operating Temperature	-40	105	
ΤJ	Junction Temperature	-40	125	°C
T <sub>ST</sub>	Storage Temperature	-65	150	

## 5.2. Nominal Operating Conditions

The values below assume  $V_{DD} - V_{SS}$  is in the range of 3.0 to 3.6 V, and  $T_A = 25$  °C, unless otherwise specified.

#### Table 30.VOLTAGE CHARACTERISTICS

Symbol	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
V <sub>DD</sub>	Operating Voltage		3.0	3.3	3.6	V
V <sub>LDO</sub>	LDO output voltage	C <sub>LDO</sub> of 2.2 μF	1.08	1.2	1.32	- V
$T_{VDD}$	V <sub>DD</sub> rise time rate		10			
	V <sub>DD</sub> fall time rate		10			μs/V

#### Table 31.CURRENT CONSUMPTION 1)

Symbol	Conditions	MIN.	TYP.	MAX.	Unit
I <sub>DD</sub>	Capture mode		60		mA
	Reduced clock speed		38		
	Sleep mode		4		

<sup>1)</sup> Measured at  $V_{DD}$  = 3.3 V and  $T_A$  = 25 °C.

## **6. DYNAMIC TIMING CHARACTERISTICS**

## 6.1. MI48xx Clock

The MI48Ax timing is driven by a 12 MHz external oscillator. Internally, it generates all necessary timing for its operation and interfaces.

## 6.2. MI48xx Reset

The MI48xx is reset by asserting 0 to the nRESET pin 16 of the QFN33 package.



The nRESET pin must be held low (below 0.2  $V_{DD}$ ) for at least 32  $\mu$ s in order to take effect. Similarly, nRESET is considered released after the pin is held high (above 0.7  $V_{DD}$ ) for at least 32  $\mu$ s.

#### 6.2.1. Normal power up


The time between de-asserting the nRESET pin and attempting to acquire the first image from the connected camera module is 0.5 seconds. For a more precise timing budget, one could poll bit 5 of STATUS register at 0xB6, i.e. check the value of bit 5 of 0xB6 – if it is set to 1, capture is still in progress and data is NOT available; if it is 0, then temperature is available and can be readout.

### 6.2.2. First time power-up

When MI48xx detects that a new camera module has been attached, the power up sequence will take 2 seconds before the first image can be acquired.

## 6.3. I<sup>2</sup>C Characteristics

Symbol	Parameter	MIN.	MAX.	Unit
$t_{LOW}$	I <sup>2</sup> C_SCL LOW period	4.7	-	μs
tніgн	I <sup>2</sup> C_SCL HIGH period	4	-	μs
t <sub>su;sta</sub>	Repeated START condition setup time	4.7	-	μs
t <sub>hd;sta</sub>	START condition hold time	4	-	μs
t <sub>su;sto</sub>	STOP condition setup time	4	-	μs
t <sub>BUF</sub>	Bus free time	4.7	-	μs
t <sub>su;dat</sub>	Data setup time	250	-	ns
t <sub>HD;DAT</sub>	Data hold time	0	3.45	μs
tr	I <sup>2</sup> C_SCL/SDA rise time	-	1000	ns
t <sub>f</sub>	I <sup>2</sup> C_SCL/SDA fall time	-	300	ns
Cb	Capacitive load for each bus line	-	400	рF






## 6.4. SPI Interface

Symbol	Parameter	MIN.	MAX.	UNIT
VDD=3.3\	/, 30pF Loading Capacitor			
f <sub>CLK</sub>	Clock frequency	-	100	MHz
t <sub>CLKH</sub>	Clock high time	-	T <sub>SPI_CLK</sub> / 2	
t <sub>clkl</sub>	Clock low time	-	T <sub>SPI_CLK</sub> / 2	
t <sub>ss</sub>	Slave setup time	T <sub>SPI_CLK</sub> + 2ns	-	
t <sub>sH</sub>	Slave hold time	T <sub>SPI_CLK</sub>	-	ns
t <sub>DS</sub>	Data input setup time	0	-	
t <sub>DH</sub>	Data input hold time	2	-	
tv	Data output valid time	-	8	


#### Table 33. SPI TIMING PARAMETERS





## 7. PACKAGE INFORMATION

## 7.1. Chip packaging



## 7.2. Shipping box

Chip Quantity	JEDEC trays per	Chip quantity	Box dimensions	Gross weight,
per JEDEC tray	box	per box	L x W x H, mm	kg
490	8	3920	36.5 x 17.5 x 8	2.25

The above table reflects mass production quantities. For small quantities, the shipping box is decided on a per case basis.

## 8. **REFERENCE DESIGN**

## 8.1. MI48Ax – SPI/I2C Interface to Host

## 8.1.1. Reference Circuit




Fig. 12. Reference design circuit, including the MI48Ax, a crystal oscillator, and a low noise voltage regulator, along with the necessary passive components and an FPC connector to the camera module.

Note that the connections to the 12-pin header P1 in the diagram in Fig. 12 reflects the wiring of the corresponding header on the MI48xx core development board, and is provided as an example. Such header connector may not be necessary if the host system and the MI48Ax circuit share the same PCB.

The 10-pin header P2 in Fig. 12 enables potential firmware updates of the MI48Ax.

If the MI48Ax and the MI0801 thermal camera module are powered by different power supply source – for example, the U2 LP5907MFX-3.3/NOPB is used to power up the solely the camera module, while an alternative power supply source is shared between the MI48Ax and the host system – then FB2 can be omitted the output of U2 can be directly connected to the FPC1 connector.



## 8.1.2. Bill of Materials

## Table 34. BILL OF MATERIALS (MI48Ax REFERENCE CIRCUIT)

Designator	Value	Description	Vendor	Vendor Part Number	Quantity
C1, C7, C10, C12	1μF	CC 6.3V 1uF ±20% 0603 X5R			4
C2	10µF	CC 6.3V 10uF ±20% 0603 X5R			1
C3, C4, C6, C8	0.1µF	CC 6.3V 0.1µF ±10% 0402 X5R			4
C5	2.2µF	CC 6.3V 2.2uF ±20% 0603 X5R			1
С9	0.01µF	CC 6.3V 0.01µF ±10% 0402 X5R			1
C14, C15	18pF	CC 50V 18pF ±1% 0603 C0G			2
FB1	BLM15HD182SN1	Ferrite Chip Bead 0402 200mA 1.8kΩ @100MHz	Murata	BLM15HD182SN1	1
FPC1	FH26-15S	Hirose 0.3 mm Pitch, 1.0 mm Height FPC Connector	Hirose Electric	FH26W-51S-0.3SHW	1
R1, R2	10kΩ	Res 10kΩ ±5% 0.05W 0402			2
R3	100kΩ	Res 100kΩ ±5% 0.05W 0402			1
U1	MI48Ax	Meridian Innovation Thermal Image Processor	Meridian Innovation	MI48Ax	1
U2	LP5907MFX-3.3	LP5907 250-mA, Ultra-Low- Noise LDO	ті	LP5907MFX-3.3	1
X1	CX3225CA22000P0HSTC1	12MHz ±20ppm Crystal	Kyocera	CX3225CA22000P0HSTC1	1



## 8.2. MI48Bx – USB Interface to Host

## 8.2.1. Reference Circuit





Fig. 13. Reference design circuit, including the MI48Bx, a crystal oscillator, and a low noise voltage regulator, along with the necessary passive components, an FPC connector to the camera module and a USB-C connector to the host system.

## 9. PCB DESIGN CONSIDERATIONS

The recommended PCB layout of the solder pads for the MI48xx is shown in Fig. 14. Additionally, the standard design rules should be considered to minimize noise and interference:

- Trace length, including FPC cable length to the camera module should not exceed 30 cm.
- Power related traces to the camera module (e.g. from LDO) should be as short as
  possible and as wide as possible to avoid any drop in V<sub>DD</sub> to which temperature
  accuracy is sensitive.
- Avoid ground loops, i.e. ground traces should form star connections only





## **10. REVISION HISTORY**

Revision	Date	Comment	
Draft	22/3/2019	Draft	
0.B	9/4/2019	Formatting and changes for consistency (PSP) – no rev A	
0.C	18/06/2019	Updating part number to MI48A0	
		Updating Pin configuration, reference circuit.	
		Adding FPC layout reference.	
1.0	5 Aug 2019	Merged a revised version of MI48A0 Interface Protocol	
		(v0.D)	
		Styling Overhaul	
		Figures and tables update	
		Major revision and expansion of text from original and	
		merged document, numerical and unit's data.	
1.0.1	11 Aug 2019	Updated as per FW 1.5.8 beta	
1.0.2	3 Sept 2019	Updated with DISTANCE_CORR register and corrections	
		of some inaccuracies in text.	
1.0.3	8 Sept 2019	Minor iteration and errata: Inductor value in Reference	
		Circuit, I <sup>2</sup> C ADDR pin, SPI description, Package Info.	
1.0.4	11 Sept 2019	Critical errata to SPI interface description (MSB mode of	
		transfer). Errata to pinout (ADDR type). Minor	
		clarifications, syntax and typing.	
1.0.5	15 Sept 2019	Minor styling adjustments.	
1.0.6	23 Sept 2019	Corrections to MODE_REGISTER, reset value of	
		POWER_MODE_2, and Section 4.7. Added Reset info.	
1.0.7.	30 Sept 2019	Chip marking in diagrams corrected.	
1.0.8.	20 Oct 2019	Legal notice added; Tagged Confidential: Under NDA;	
		Elaborated bit START_CAPTRE behaviour when re-	



		written while in capture; Corrected FRAME_MODE reset		
		value; Eliminated Distance Correction Register.		
		Clarified the CRC-16/CCITT-FALSE implementation.		
2.0.0	30 Jan 2020	Updates reflecting Filtering; Fixed address of		
		DistanceCorrection register (0xC2). DATA_READY bit in		
		STATUS register		
2.0.1	10 Feb 2020	Added BOOTUP bit in Status Register. Added		
		OFFSET_CORR register. Added description of Filtering in		
		MI48.		
2.0.2	28 Feb 2020	Updated reference circuit to include 12-pin header for		
		connecting to host system (reflecting core development		
		board); I2C bus pullups reduced to 4.7 kohm; revised		
		table/figure references		
2.0.3	6 Mar 2020	PCB design considerations added.		
		Info on MI48Bx Added.		
2.0.4	15 Mar 2020	Added programming pins/header to MI48A reference		
		circuit		
3.1.1	23 June 2022	Updated Register Map and section for User Flash,		
		Median Filter, Power-related register naming, Filtering		
		description.		
3.1.2	27 June 2022	Updated Appendix and Reference Circuit diagrams		
3.1.3	28 June 2022	Updated Product code with explicit reference/mapping		
		to FW version, shipping box details, Appendix.		



## **11. LEGAL INFORMATION**

This document is for informational purposes only

No part of this document may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, for any purpose without the express written permission of Meridian Innovation Limited.

SenXor logo is a registered trademark of Meridian Innovation. All other trademarks are the property of their respective owners.

Products furnished by Meridian are believed to be accurate and reliable. However, Meridian reserves the right to make changes in its sole discretion, at any time to the products.

MERIDIAN DISCLAIMS ALL EXPRESS OR IMPLIED WARRANTIES FOR THE PRODUCTS PROVIDED HEREUNDER, INCLUDING WITHOUT LIMITATION THE WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, NOR DOES IT MAKE ANY WARRANTY FOR ANY INFRINGEMENT OF PATENTS OR OTHER RIGHTS OF THIRD PARTIES WHICH MAY RESULT FROM THE PRODUCTS.

Meridian assumes no obligation to correct any errors contained in the products provided hereunder or to advise users of the products of any correction if such be made. Customers are advised to obtain the latest version of product specification, and Meridian makes no assurance that Meridian's products are appropriate for any application by any particular customer. Meridian products provided hereunder are subject to the restrictions set forth in the accompanying NDA.

Meridian products are not intended for use in life support appliances, devices, or systems. Use of Meridian products for purposes other than those set forth in the accompanying NDA without the written consent of an appropriate Meridian officer is prohibited.

RELEASED UNDER NDA ONLY

## **12.** CONTACTS INFORMATION

For more information, please visit <u>www.meridianinno.com</u> For sales inquiries, please email <u>info@meridianinno.com</u> Headquarters: Meridian Innovation Pte. Ltd., 2 Vision Exchange, #11-08, Singapore Company Registration Number: 201611173R

## **13.** APPENDIX I

SenXor <sup>™</sup> Type	Product Code	Resolution	FOV (D/H/V)	Comment
0	MI0801	80 x 62	55/44/35	Legacy, pre-mass production
1	MI0801M0G	80 x 62	55/44/35	
2	MI0801M1GK0	80 x 62	124/90/68	Legacy, Wide FOV
3	MI0801M1C	80 x 62	143/90/66	
4	MI0801M0GE0	80 x 62	55/44/35	
5	MI0801M0GK1	80 x 62	55/44/35	Legacy Calibration Procedure

## Table 35.CAMERA MODULE TYPES 1)

<sup>1)</sup> Camera Module identifiers include the SenXor<sup>™</sup> Type and a Lens Type, e.g. MI0801XX, where XX would reflect a specific lens – see SECTION 2.