

MULTI-INNO TECHNOLOGY CO., LTD.

LCD MODULE SPECIFICATION

Model: MI0430LT-1

Revision	1.0
Engineering	
Date	
Our Reference	



Contents

		Page
1.	Revision History	3
2.	General Specification	4
3.	Module Coding System	5
4.	Interface Pin Function	6
5.	Outline dimension & Block Diagram	7
6.	Display Control Instruction	9
7.	Optical Characteristics	10
8.	Absolute Maximum Ratings	13
9.	Electrical Characteristics	13
10.	Backlight Information	18
11.	Inspection specification	19
12.	Precautions in use of LCD Modules	23
13.	Material List of Components for RoHs	24



1. Revision History

DATE	VERSION	REVISED PAGE NO.	Note
2009/8/13	1.0		First issue



2. General Specification

This product is composed of a TFT LCD panel, driver ICs, FPC, Control Board and a backlight unit. The following table described the features of MI0430LT-1.

- Dot Matrix: 480xRGB x272
- Module dimension: $105.5 \times 67.2 \times 4.7$ (max.) mm³
- View area: 101.0x57.5 mm²
- Active area:95.04x53.856
- Dot pitch: 0.198 x 0.198 mm2
- LCD type: TFT, Negative, Transmissive
- View direction: 6 o'clock
- Backlight Type: LED, Normally White
- Controller IC: SSD1963
- Driving IC package: COG

^{*}Expose the IC number blaze (Luminosity over than 1 cd) when using the LCM may cause IC operating failure.

^{*}Color tone slight changed by temperature and driving voltage.




4. Interface Pin Function

Pins Connection To Control Board


P/N	Symbol	16BIT Function	P/N	Symbol	16BIT Function
1	GND	Ground	26		Reset
2	VCC	Power supply for Logic	27	NC	No connection
3	BL_E	Backlight Enable	28	NC	No connection
4	RS		29	NC	No connection
5	WR	8080 family MPU interface : Write signal	30	NC	No connection
6	RD	8080 family MPU interface: Read signal	31	NC	No connection
7	DB0	Data bus	32	DISP	DISPLAY ON(1) / OFF(0)
8	DB1				
9	DB2				
10	DB3				
11	DB4				
12	DB5				
13	DB6				
14	DB7				
15	DB8				
16	DB9				
17	DB10				
18	DB11				
19	DB12				
20	DB13				
21	DB14				
22	DB15				
23	NC	No connection			
24	NC	No connection			
25	CS	Chip select			



5. Outline Dimension & Block Diagram







6. Display Control Instruction



6.1 Data transfer order Setting

Pixel Data Format

Both 6800 and 8080 support 8-bit, 9-bit, 16-bit, 18-bit and 24-bit data bus. Depending on the width of the data bus, the display data are packed into the data bus in different ways.

Pixel Data Format

Interface	Cycle	D[23]	D[22]	D[21]	D[20]	D[19]	D[18]	D[17]	D[16]	D[15]	D[14]	D[13]	D[12]	D[11]	D[10]	D[9]	D[8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0
24 bits	15	R7	R6	R5	R4	R3	R2	R1	RO	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	В3	B2	B1	В0
18 bits	15							R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1	В0
16 bits (565 format)	15									R5	R4	R3	R2	R1	G5	G4	G3	G2	G1	GD	B5	B4	В3	B2	B1
	15									R5	R4	R3	R2	R1	R0	Х	Х	G5	G4	G3	G2	G1	GD	Х	Х
16 bits	2 nd									B5	B4	В3	B2	B1	B0	Х	Х	R5	R4	R3	R2	R1	RD	Х	Х
	319									G5	Ğ4	G3	G2	G1	GO	х	Х	B5	В4	В3	B2	B1	В0	Х	Х
9 bits	15																R5	R4	R3	R2	R1	RD	G5	G4	G3
	2**																G2	G1	G0	B5	B4	В3	B2	B1	В0
	15																	R5	R4	R3	R2	R1	RD	Х	X
8 bits	2 nd																	G5	G4	G3	G2	G1	GD	Х	X
	311																	B5	B4	B3	B2	B1	B0	Х	Х

X: Don't Care

6.2 Register Depiction

Please consult the spec of SSD1963



7. Optical Characteristics

Ta=25±2°C, ILED=20mA

								0,	
Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Remark	
Response time		Tr	<i>θ</i> =0° 、 Φ=0°	-	10		ms	Note 3,5	
response time		Tf		-	15		ms	14016-0,0	
Contrast ratio		CR	At optimized viewing angle	300	400	•	•	Note 4,5	
	White	Wx	θ=0°、Φ=0	(0.26)	(0.31)	(0.36)		Note 2,6,7	
	vviile	Wy	υ-υ - ψ-υ	(0.28)	(0.33)	(0.38)			
	Red	Rx	-θ=0°、Φ=0						
Color Chromaticity		Ry							
	Green	Gx	θ=0°、Φ=0						
		Gy							
	Blue	Bx	θ=0°、Φ=0						
	Diue	Ву	υ-υ - ψ-υ						
	Hor.	⊝R		(50)	(60)				
Viewing angle	ПОІ.	ΘL	CR≧ 10	(50)	(60)		Deg.	Note 1	
viewing angle	Ver.	ΦТ	OK TO	(40)	(50)		Deg.	NOIE I	
	vei.	ΦВ		(45)	(55)				
Brightness		-	-	200	250	ı	cd/m ²	Center of display	

Ta=25±2°C, I_L=20mA

Note 1: Definition of viewing angle range




Fig. 8-1 Definition of viewing angle



Note 2: Test equipment setup:

After stabilizing and leaving the panel alone at a driven temperature for 10 minutes, the measurement should be executed. Measurement should be executed in a stable, windless, and dark room. Optical specifications are measured by Topcon BM-7 luminance meter 1.0° field of view at a distance of 50cm and normal direction.





Fig. 8-2 Optical measurement system setup

Note 3: Definition of Response time:

The response time is defined as the LCD optical switching time interval between "White" state and "Black" state. Rise time, Tr, is the time between photo detector output intensity changed from 90% to 10%. And fall time, Tf, is the time between photo detector output intensity changed from 10% to 90%.





Note 4: Definition of contrast ratio:

The contrast ratio is defined as the following expression.

Note 5: White $Vi = Vi50 \pm 1.5V$

Black Vi = Vi50 ± 2.0V

"±" means that the analog input signal swings in phase with VCOM signal.

"±" means that the analog input signal swings out of phase with VCOM signal.

The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.

Note 6: Definition of color chromaticity (CIE 1931)

Color coordinates measured at the center point of LCD

Note 7: Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.

Note 8 : Uniformity (U) =
$$\frac{\text{Brightness (min)}}{\text{Brightness (max)}} \times 100\%$$

8. Absolute Maximum Ratings

Item	Symbol	Min	Тур	Max	Unit
Operating Temperature	T _{OP}	0	_	+70	$^{\circ}\!\mathbb{C}$
Storage Temperature	T _{ST}	0	_	+80	$^{\circ}\!\mathbb{C}$
	V_{GH}	-0.3	_	32.0	V
Power Voltage	V_{GL}	-22.0	_	0.3	V
	V_{GH} - V_{GL}	-0.3	_	+45	V
Input voltage	Vin	-0.3	_	V _{DD} +0.3	V
Logic output Voltage	V _{OUT}	-0.3	_	V _{DD} +0.3	V

Note: Device is subject to be damaged permanently if stresses beyond those absolute maximum ratings listed above


9. Electrical Characteristics

Operating conditions:

Item	Symbol	Condition	Min	Тур	Max	Unit
Supply Voltage For	VCC	_	3.0	3.3	3.6	V
Logic	V_{DD}	_	3.8	5	5.5	V(*Note1)
Power Supply Voltage	V_{GH}	Ta=25°℃	14	15	18	V
l oner cappiy remage	V_{GL}	Ta=25°ℂ	-11	-10	-8	V
Supply Current	I _{cc}	V _{CC} =3.3		285		mA (*NOTE2)

^{*}Note1: V_{DD} Build in control Board

^{*}Note2: VcomH& VcomL: Adjust the color with gamma data.





■ DC CHARATERISTICS

Conditions:

Voltage referenced to VSS VDDD, VDDPLL = 1.2V VDDIO, VDDLCD = 3.3V TA = 25°C

DC Characteristics

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
PSTY	Quiescent			300		uW
	Power					
IIZ	Input leakage		-1		1	uA
	current					
IOZ	Output leakage		-1		1	uA
	current					
VOH	Output high		0.8VDDIO			V
	voltage					
VOL	Output low				0.2VDDIO	V
	voltage					
VIH	Input high		0.8VDDIO		VDDIO +	V
	voltage				0.5	
VIL	Input low				0.2VDDIO	V
	voltage				0.2 (00)	

■ AC Characteristics

Conditions:

Voltage referenced to Vss

 V_{DDD} , $V_{DDPLL} = 1.2V$

VDDIO, VDDLCD = 3.3V

 $T_A = 25$ C

C_L = 50pF (Bus/CPU Interface)

C_L = 0pF (LCD Panel Interface)

9.1 Clock Timing

Clock Input Requirements for CLK (PLL-bypass)

Symbol	Parameter	Min	Max	Units
FCLK	Input Clock Frequency		120	MHz
	(CLK)			
TCLK	Input Clock period (CLK)	1/fCLK		ns

Clock Input Requirements for CLK (Using PLL)

Symbol	Parameter	Min	Max	Units
FCLK	Input Clock Frequency	2.5	50	MHz
	(CLK)			
TCLK	Input Clock period (CLK)	1/fCLK		ns

Clock Input Requirements for crystal oscillator XTAL (Using PLL)

Symbol	Parameter	Min	Max	Units
FXTAL	Input Clock Frequency	2.5	10	MHz
TXTAL	Input Clock period	1/fXTAL		ns

9.2 MCU Interface Timing

9.2.1 6800 Mode

6800 Mode Timing

Symbol	Parameter	Min	Тур	Max	Unit
tcyc	Reference Clock Cycle Time	9	-	-	ns
tPWCSL	Pulse width CS# or E low	1	-	-	tCYC
tPWCSH	Pulse width CS# or E high	1	-	-	tCYC
tFDRD	First Data Read Delay	5	-	-	tCYC
tAS	Address Setup Time	1	-	-	ns
tAH	Address Hold Time	1	-	-	ns
tDSW	Data Setup Time	4	-	-	ns
tDHW	Data Hold Time	1	-	-	ns
tDSR	Data Access Time	-	-	5	ns
tDHR	Output Hold time	1	-	-	ns



Figure 9-1: 6800 Mode Timing Diagram (Use CS# as Clock)





Figure 9-2: 6800 Mode Timing Diagram (Use E as Clock)






9.2.2 8080 Mode Write Cycle

Table 9-5: 8080 Mode Timing

Symbol	Parameter	Min	Тур	Max	Unit
tcyc	Reference Clock Cycle Time	9	-	-	ns
tPWCSL	Pulse width CS# low	1	-	-	tCYC
tPWCSH	Pulse width CS# high	1	-	-	tCYC
tFDRD	First Read Data Delay	5	-	-	tCYC
tAS	Address Setup Time	1	-	-	ns
tAH	Address Hold Time	1	-	-	ns
tDSW	Data Setup Time	4	-	-	ns
tDHW	Data Hold Time	1	-	-	ns
tDSR	Data Access Time	-	-	5	ns
tDHR	Output Hold time	1	-	-	ns


Figure 9-3: 8080 Mode Timing Diagram



10. Backlight Information

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
LED current		-	20	-	mΑ	
Power Consumption		-	400	420	mW	
LED voltage	√BL+	18.6	19.8	21	V	Note 1
LED Life Time	-		(50,000)-	-	Hr	Note 2,3

Note 1: There are 1 Groups LED



Note 2 : Ta = 25 _

Note 3: Brightess to be decreased to 50% of the initial value



11. Inspection specification

NO	Item	Criterion					
01	Electrical Testing	 1.1 Missing vertical, horizontal segment, segment contrast defect. 1.2 Missing character, dot or icon. 1.3 Display malfunction. 1.4 No function or no display. 1.5 Current consumption exceeds product specifications. 1.6 LCD viewing angle defect. 1.7 Mixed product types. 1.8 Contrast defect. 					
02	Black or white spots on LCD (display only)	 2.1 White and black spots on display ≤0.25mm, no more than three white or black spots present. 2.2 Densely spaced: No more than two spots or lines within 3mm 					
03	LCD black spots, white spots, contaminatio	3.1 Round type Φ=(x+ y) /		owing arawing		2.5	
	n (non-dis play)	3.2 Line type : (As follow Length $$ $L \leq 3.0$ $L \leq 2.5$ $$	ving drawing) Width $W \le 0.02$ $0.02 < W \le 0.03$ $0.03 < W \le 0.05$ $0.05 < W$	Acceptable Q TY Accept no dense 2 As round type	2.5	
04	Polarizer bubbles	If bubbles are visible, judge using black spot specifications, not easy to find, must check in specify direction.		Size Φ Φ≦0.20 0.20<Φ≦0.50 0.50<Φ≤1.00	Acceptable Q TY Accept no dense 3 2 0 3	2.5	



NO	Item		Criterion		AQL
05	Scratches	Follow NO.3 LCD bla	ck spots, white spots,	contamination	
06	Chipped glass	k: Seal width L: Electrode pad leng 6.1 General glass chi 6.1.1 Chip on panel s $ \begin{array}{c} z \text{ Chip thickness} \\ \hline z \leq 1/2t \end{array} $ $ \begin{array}{c} 1/2t < z \leq 2t \\ \hline 0 \text{ If there are 2 or mo} \end{array} $ 6.1.2 Corner crack: $ \begin{array}{c} z \text{ Chip thickness} \\ \hline 1/2t < z \leq 2t \end{array} $ $ \begin{array}{c} z \text{ Chip thickness} \\ \hline 1/2t < z \leq 2t \end{array} $	p :	LCD side length veen panels: $x: Chip length$ $x \le 1/8a$ $x \le 1/8a$ gth of each chip. $x: Chip length$ $x \le 1/8a$ $x \le 1/8a$ $x \le 1/8a$	2.5



NO	Item	Criterion	AQL
NO 06	Item	Symbols: x: Chip length y: Chip width z: Chip thickness k: Seal width t: Glass thickness a: LCD side length 6.2 Protrusion over terminal: 6.2.1 Chip on electrode pad: y: Chip width x: Chip length z: Chip thickness y = 0.5mm x = 1/8a 0 < z t 6.2.2 Non-conductive portion:	AQL
		y: Chip width x: Chip length z: Chip thickness	
		$y \le L$ $x \le 1/8a$ $0 < z \le t$	
		 ⊙ If the chipped area touches the ITO terminal, over 2/3 of the ITO must remain and be inspected according to electrode terminal specifications. ⊙ If the product will be heat sealed by the customer, the alignment mark not be damaged. 6.2.3 Substrate protuberance and internal crack. 	
		y: width x: length	
		y ≦ 1/3L x ≦ a	



NO	Item	Criterion	AQL
07	Cracked glass	The LCD with extensive crack is not acceptable.	2.5
08	Backlight elements	8.1 Illumination source flickers when lit. 8.2 Spots or scratched that appear when lit must be judged. Using LCD spot, lines and contamination standards. 8.3 Backlight doesn't light or color wrong.	0.65 2.5 0.65
09	Bezel	9.1 Bezel may not have rust, be deformed or have fingerprints, stains or other contamination. 9.2 Bezel must comply with job specifications.	2.5 0.65
10	PCB · COB	 10.1 COB seal may not have pinholes larger than 0.2mm or contamination. 10.2 COB seal surface may not have pinholes through to the IC. 10.3 The height of the COB should not exceed the height indicated in the assembly diagram. 10.4 There may not be more than 2mm of sealant outside the seal area on the PCB. And there should be no more than three places. 10.5 No oxidation or contamination PCB terminals. 10.6 Parts on PCB must be the same as on the production characteristic chart. There should be no wrong parts, missing parts or excess parts. 10.7 The jumper on the PCB should conform to the product characteristic chart. 10.8 If solder gets on bezel tab pads, LED pad, zebra pad or screw hold pad, make sure it is smoothed down. 10.9 The Scraping testing standard for Copper Coating of PCB X * Y<=2mm²	2.5 2.5 0.65 2.5 2.5 0.65 2.5 2.5 2.5
11	Soldering	 11.1 No un-melted solder paste may be present on the PCB. 11.2 No cold solder joints, missing solder connections, oxidation or icide. 11.3 No residue or solder balls on PCB. 11.4 No short circuits in components on PCB. 	2.5 2.5 2.5 0.65



NO	Item	Criterion	AQL
12	General appearanœ	 12.1 No oxidation, contamination, curves or, bends on interface Pin (OLB) of TCP. 12.2 No cracks on interface pin (OLB) of TCP. 12.3 No contamination, solder residue or solder balls on product. 12.4 The IC on the TCP may not be damaged, circuits. 12.5 The uppermost edge of the protective strip on the interface pin must be present or look as if it causes the interface pin to sever. 12.6 The residual rosin or tin oil of soldering (component or chip component) is not burned into brown or black color. 12.7 Sealant on top of the ITO circuit has not hardened. 12.8 Pin type must match type in specification sheet. 12.9 LCD pin loose or missing pins. 12.10 Product packaging must the same as specified on packaging specification sheet. 12.11 Product dimension and structure must conform to product specification sheet. 	2.5 0.65 2.5 2.5 2.5 2.5 0.65 0.65 0.65

12. Precautions in use of LCD Modules

- 1. Avoid applying excessive shocks to the module or making any alterations or modifications to it.
- 2. Don't make extra holes on the printed circuit board, modify its shape or change the components of LCD module.
- 3. Don't disassemble the LCM.
- 4. Don't operate it above the absolute maximum rating.
- 5. Don't drop, bend or twist LCM.
- 6. Soldering: only to the I/O terminals.
- 7. Storage: please storage in anti-static electricity container and clean environment.



13. Material List of Components for RoHs

1. Multi-Inno Technology Co., Ltd. hereby declares that all of or part of products, including, but not limited to, the LCM, accessories or packages, manufactured and/or delivered to your company (including your subsidiaries and affiliated company) directly or indirectly by our company (including our subsidiaries or affiliated companies) do not intentionally contain any of the substances listed in all applicable EU directives and regulations, including the following substances.

Exhibit A: The Harmful Material List

Material	(Cd)	(Pb)	(Hg)	(Cr6+)	PBBs	PBDEs		
Limited Value	100 ppm	1000 ppm	1000 ppm	1000 ppm	1000 ppm	1000 ppm		
Above limit	Above limited value is set up according to RoHS.							

2. Process for RoHS requirement:

- (1) Use the Sn/Ag/Cu soldering surface; the surface of Pb-free solder is rougher than we used before.
- (2) Heat-resistance temp.:

Reflow: 250° C, 30 seconds Max.;

Connector soldering wave or hand soldering : 320°C, 10 seconds max.

(3) Temp. curve of reflow, max. Temp. : $235\pm5^{\circ}$ C;

Recommended customer's soldering temp. of connector : 280°C, 3 seconds.