

# MH6408AND-15

524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM

## DESCRIPTION

The MH6408AND is 65536 word x 8 bit dynamic RAM and consists of eight industry standard 64K x 1 dynamic RAMs in leadless chip carrier.

The mounting of leadless chip carriers on a ceramic single in-line package provides any application where high densities and large quantities of memory are required.

## FEATURES

### • Performance ranges


| Type name    | Access time<br>(max)<br>(ns) | Cycle time<br>(min)<br>(ns) | Power dissipation<br>(typ)<br>(mW) |
|--------------|------------------------------|-----------------------------|------------------------------------|
| MH6408AND-15 | 150                          | 260                         | 1200                               |

- Utilizes industry standard 64K RAMs in leadless chip carriers
- 30 pins Single In-line Package
- Single +5V ( $\pm 10\%$ ) supply operation
- Low standby power dissipation 176mW(max)
- Low operating power dissipation:  
MH6408AND-15 1.9W (max)
- All inputs are directly TTL compatible
- All outputs are three-state and directly
- All outputs are three-state and directly TTL compatible
- Includes (0.22 $\mu$ F x 6) decoupling capacitors
- 128 refresh cycles (every 2ms) A<sub>7</sub> Pin is not need for refresh

## APPLICATION


- Main memory unit for computers
- Refresh memory

## PIN CONFIGURATION (TOP VIEW)



Outline 30S5

## BLOCK DIAGRAM



**524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM**

## FUNCTION

The MH6408AND provides, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., page mode,  $\overline{\text{RAS}}$ -only refresh, and delayed-write. The input conditions for each are shown in Table 1.

**Table 1 Input conditions for each mode**

| Operation         | Inputs                  |                         |                       |     |             |                | Output | Refresh | Remarks                                  |
|-------------------|-------------------------|-------------------------|-----------------------|-----|-------------|----------------|--------|---------|------------------------------------------|
|                   | $\overline{\text{RAS}}$ | $\overline{\text{CAS}}$ | $\overline{\text{W}}$ | D   | Row address | Column address | Q      |         |                                          |
| Read              | ACT                     | ACT                     | NAC                   | DNC | APD         | APD            | VLD    | YES     | Page mode identical except refresh is NO |
| Write             | ACT                     | ACT                     | ACT                   | VLD | APD         | APD            | OPN    | YES     |                                          |
| Read-modify-write | ACT                     | ACT                     | ACT                   | VLD | APD         | APD            | VLD    | YES     |                                          |
| RAS-only refresh  | ACT                     | NAC                     | DNC                   | DNC | APD         | DNC            | OPN    | YES     |                                          |
| Hidden refresh    | ACT                     | ACT                     | DNC                   | DNC | APD         | DNC            | VLD    | YES     |                                          |
| Standby           | NAC                     | DNC                     | DNC                   | DNC | DNC         | DNC            | OPN    | NO      |                                          |

Note: ACT: active, NAC: nonactive, DNC: don't care, VLD: valid, APD: applied, OPN: open.

## SUMMARY OF OPERATIONS

### Addressing

To select 8 of the 524288 memory cells in the MH6408-AND the 16-bit address signal must be multiplexed into 8 address signals, which are then latched into the on-chip latch by two externally-applied clock pulses. First, the negative-going edge of the row-address-strobe pulse ( $\overline{\text{RAS}}$ ) latches the 8 row-address bits; next, the negative-going edge of the column-address-strobe pulse ( $\overline{\text{CAS}}$ ) latches the 8 column-address bits. Timing of the  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  clocks can be selected by either of the following two methods.

1. The delay time from  $\overline{\text{RAS}}$  to  $\overline{\text{CAS}}$   $t_d(\text{RAS-CAS})$  is set between the minimum and maximum values of the limits. In This case, the internal  $\overline{\text{CAS}}$  control signals are inhibited almost until  $t_d(\text{RAS-CAS})_{\text{max}}$  ('gated  $\overline{\text{CAS}}$ ' operation). The external  $\overline{\text{CAS}}$  signal can be applied with a margin not affecting the on-chip circuit operations, e.g. access time, and the address inputs can be easily changed from row address to column address.
2. The delay time  $t_d(\text{RAS-CAS})$  is set larger than the maximum value of the limits. In this case the internal inhibition of  $\overline{\text{CAS}}$  has already been released, so that the internal  $\overline{\text{CAS}}$  control signals are controlled by the externally applied  $\overline{\text{CAS}}$ , which also controls the access time.

### Data Input

Data to be written into a selected cell is strobed by the later of the two negative transistons of  $\overline{\text{W}}$  input and  $\overline{\text{CAS}}$  input. Thus when the  $\overline{\text{W}}$  input makes its negative transition prior to  $\overline{\text{CAS}}$  input (early write), the data input is strobed by  $\overline{\text{CAS}}$ , and the negative transition of  $\overline{\text{CAS}}$  is set as the

reference point for set-up and hold times. In the read-write or read-modify-write cycles, however, when the  $\overline{\text{W}}$  input makes its negative transition after  $\overline{\text{CAS}}$ , the  $\overline{\text{W}}$  negative transition is set as the reference point for setup and hold times.

### Data Output Control

The outputs of the MH6408AND are in the high-impedance state when  $\overline{\text{CAS}}$  is high. When the memory cycle in progress is a read, read-modify-write, or a delayed-write cycle, the data output will go from the high-impedance state to the active condition, and the data in the selected cell will be read. This data output will have the same polarity as the input data. Once the output has entered the active condition, this condition will be maintained until  $\overline{\text{CAS}}$  goes high, irrespective of the condition of  $\overline{\text{RAS}}$ .

The outputs will remain in the high-impedance state throughout the entire cycle in an early-write cycle.

These output conditions, of the MH6408AND, which can readily be changed by controlling the timing of the write pulse in a write cycle, and the width of the  $\overline{\text{CAS}}$  pulse in a read cycle, offer capabilities for a number of applications, as follows.

#### 1. Common I/O Operation

If all write operations are performed in the early-write mode, inputs and outputs can be connected directly to give a common I/O data bus.

#### 2. Data Output Hold

The data outputs can be held between read cycles, without lengthening the cycle time. This enables extremely flexible clock-timing settings for  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$ .

**524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM**

### 3. Two Methods of Chip Selection

Since the output is not latched,  $\overline{\text{CAS}}$  is not required to keep the outputs of selected chips in the matrix in a high-impedance state. This means that  $\overline{\text{CAS}}$  and/or  $\overline{\text{RAS}}$  can both be decoded for chip selection.

### 4. Extended-Page Boundary

By decoding  $\overline{\text{CAS}}$ , the page boundary can be extended beyond the 256 column locations in a single chip. In this case,  $\overline{\text{RAS}}$  must be applied to all devices.

### Page-Mode Operation

This operation allows for multiple-column addressing at the same row address, and eliminates the power dissipation associated with the negative-going edge of  $\overline{\text{RAS}}$ , because once the row address has been strobed,  $\overline{\text{RAS}}$  is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing the access and cycle times.

### Refresh

Each of the 128 rows ( $A_0 \sim A_6$ ) of the MH6408AND must be refreshed every 2 ms to maintain data. The methods of refreshing for the MH6408AND are as follows.

#### 1. Normal Refresh

Read cycle and Write cycle (early write, delayed write or read-modify-write) refresh the selected row as defined by the low order ( $\text{RAS}$ ) addresses. Any write cycle, of course, may change the state of the selected cell. Using a read, write, or read-modify-write cycle for refresh is not recommended for systems which utilize "write-OR" outputs since output bus contention will occur.

#### 2. $\overline{\text{RAS}}$ Only Refresh

A  $\overline{\text{RAS}}$ -only refresh cycle is the recommended technique for most applications to provide for data retention. A  $\overline{\text{RAS}}$ -only refresh cycle maintains the outputs in the high-impedance state with a typical power reduction of 20% over a read or write cycle.

#### 3. Hidden Refresh

A feature of the MH6408AND is that refresh cycles may be performed while maintaining valid data at the output pin by extending the  $\overline{\text{CAS}}$  active time from a previous memory read cycle. This feature is referred to as hidden refresh.

Hidden refresh is performed by holding  $\overline{\text{CAS}}$  at  $V_{IL}$  and taking  $\overline{\text{RAS}}$  high and after a specified precharge period, executing a  $\overline{\text{RAS}}$ -only cycling, but with  $\overline{\text{CAS}}$  held low.

The advantage of this refresh mode is that data can be held valid at the output data ports indefinitely by leaving the  $\overline{\text{CAS}}$  asserted. In many applications this eliminates the need for off-chip latches.

### Power Dissipation

Most of the circuitry in the MH6408AND is dynamic, and most of the power is dissipated when addresses are strobed. Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are decoded and applied to the MH6408AND as chip-select in the memory system, but if  $\overline{\text{RAS}}$  is decoded, all unselected devices go into stand-by independent of the  $\overline{\text{CAS}}$  condition, minimizing system power dissipation.

### Power Supplies

The MH6408AND operates on a single 5V power supply.

A wait of some 500 $\mu\text{s}$  and eight or more dummy cycles is necessary after power is applied to the device before memory operation is achieved.

524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

| Symbol    | Parameter                            | Conditions               | Limits         | Unit                              |
|-----------|--------------------------------------|--------------------------|----------------|-----------------------------------|
| $V_{CC}$  | Supply voltage                       | With respect to $V_{SS}$ | $-1 \sim 7$    | V                                 |
| $V_I$     | Input voltage                        |                          | $-1 \sim 7$    | V                                 |
| $V_O$     | Output voltage                       |                          | $-1 \sim 7$    | V                                 |
| $I_O$     | Output current                       |                          | 50             | mA                                |
| $P_d$     | Power dissipation                    | $T_a = 25^\circ\text{C}$ | 8000           | mW                                |
| $T_{opr}$ | Operating free-air temperature range |                          | $0 \sim 70$    | $^\circ\text{C}$                  |
| $T_{stg}$ | Storage temperature range            |                          | $-55 \sim 150$ | $^\circ\text{C}$                  |
| $T_{sld}$ | Soldering temperature-time           |                          | $260 \cdot 10$ | $^\circ\text{C} \cdot \text{sec}$ |

RECOMMENDED OPERATING CONDITIONS ( $T_a = 0 \sim 70^\circ\text{C}$ , unless otherwise noted) (Note 1)

| Symbol   | Parameter                            | Limits |     |     | Unit |
|----------|--------------------------------------|--------|-----|-----|------|
|          |                                      | Min    | Nom | Max |      |
| $V_{CC}$ | Supply voltage                       | 4.5    | 5   | 5.5 | V    |
| $V_{SS}$ | Supply voltage                       | 0      | 0   | 0   | V    |
| $V_{IH}$ | High level input voltage, all inputs | 2.4    |     | 6.5 | V    |
| $V_{IL}$ | Low-level input voltage, all inputs  | -2     |     | 0.8 | V    |

Note 1. All voltage values are with respect to  $V_{SS}$

ELECTRICAL CHARACTERISTICS ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ , unless otherwise noted) (Note 2)

| Symbol        | Parameter                                                    | Test conditions                                                                                                          | Limits |     |          | Unit          |
|---------------|--------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------|--------|-----|----------|---------------|
|               |                                                              |                                                                                                                          | Min    | Typ | Max      |               |
| $V_{OH}$      | High-level output voltage                                    | $I_{OH} = -5\text{mA}$                                                                                                   | 2.4    |     | $V_{CC}$ | V             |
| $V_{OL}$      | Low-level output voltage                                     | $I_{OL} = 2.1\text{mA}$                                                                                                  | 0      |     | 0.45     | V             |
| $I_{OZ}$      | Off-state output current                                     | Q floating $0\text{V} \leq V_{OUT} \leq 5.5\text{V}$                                                                     | -80    |     | 80       | $\mu\text{A}$ |
| $I_I$         | Input current                                                | $0\text{V} \leq V_{IN} \leq 6.5\text{V}$ , All other pins = 0V                                                           | -80    |     | 80       | $\mu\text{A}$ |
| $I_{CC1(AV)}$ | Average supply current from $V_{CC}$ , operating (Note 3, 4) | MH6408AND-15<br>$\overline{RAS}$ , $\overline{CAS}$ cycling<br>$t_{CR} = t_{CW} = \text{min}$ , output open              |        |     | 320      | mA            |
| $I_{CC2}$     | Supply current from $V_{CC}$ , standby                       | $\overline{RAS} = V_{IH}$ output open                                                                                    |        |     | 32       | mA            |
| $I_{CC3(AV)}$ | Average supply current from $V_{CC}$ , refreshing (Note 3)   | MH6408AND-15<br>$\overline{RAS}$ cycling $\overline{CAS} = V_{IH}$<br>$t_{C(\overline{REF})} = \text{min}$ , output open |        |     | 280      | mA            |
| $I_{CC4(AV)}$ | Average supply current from $V_{CC}$ , page mode (Note 3, 4) | MH6408AND-15<br>$\overline{RAS} = V_{IL}$ , $\overline{CAS}$ cycling<br>$t_{CPG} = \text{min}$ , output open             |        |     | 280      | mA            |
| $C_I(A)$      | Input capacitance, address inputs                            | $V_I = V_{SS}$<br>$f = 1\text{MHz}$<br>$V_I = 25\text{mVrms}$                                                            |        |     | 70       | pF            |
| $C_I(D)$      | Input capacitance, data input                                |                                                                                                                          |        |     | 30       | pF            |
| $C_I(W)$      | Input capacitance, write control input                       |                                                                                                                          |        |     | 80       | pF            |
| $C_I(RAS)$    | Input capacitance, $\overline{RAS}$ input                    |                                                                                                                          |        |     | 100      | pF            |
| $C_I(CAS)$    | Input capacitance, $\overline{CAS}$ input                    |                                                                                                                          |        |     | 100      | pF            |
| $C_O$         | Output capacitance                                           |                                                                                                                          |        |     | 30       | pF            |

Note 2. Current flowing into an IC is positive, out is negative.

3.  $I_{CC1(AV)}$ ,  $I_{CC3(AV)}$ , and  $I_{CC4(AV)}$  are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4.  $I_{CC1(AV)}$  and  $I_{CC4(AV)}$  are dependent on output loading. Specified values are obtained with the output open.

## 524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM

### TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycle)

( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ , unless otherwise noted, See notes 5, 6 and 7)

| Symbol                   | Parameter                            | Alternative Symbol | MH6408AND-15 |       | Unit |
|--------------------------|--------------------------------------|--------------------|--------------|-------|------|
|                          |                                      |                    | Limits       |       |      |
|                          |                                      |                    | Min          | Max   |      |
| t <sub>CRF</sub>         | Refresh cycle time                   | t <sub>REF</sub>   |              | 2     | ms   |
| t <sub>W</sub> (RASH)    | RAS high pulse width                 | t <sub>RP</sub>    | 100          |       | ns   |
| t <sub>W</sub> (RASL)    | RAS low pulse width                  | t <sub>RAS</sub>   | 150          | 10000 | ns   |
| t <sub>W</sub> (CASL)    | CAS low pulse width                  | t <sub>CAS</sub>   | 75           | ∞     | ns   |
| t <sub>W</sub> (CASH)    | CAS high pulse width (Note 8)        | t <sub>CPN</sub>   | 35           |       | ns   |
| t <sub>h</sub> (RAS-CAS) | CAS hold time after RAS              | t <sub>CSH</sub>   | 150          |       | ns   |
| t <sub>h</sub> (CAS-RAS) | RAS hold time after CAS              | t <sub>RSH</sub>   | 75           |       | ns   |
| t <sub>d</sub> (CAS-RAS) | Delay time, CAS to RAS (Note 9)      | t <sub>CRP</sub>   | −20          |       | ns   |
| t <sub>d</sub> (RAS-CAS) | Delay time, RAS to CAS (Note 10)     | t <sub>RCD</sub>   | 30           | 75    | ns   |
| t <sub>SU</sub> (RA-RAS) | Row address setup time before RAS    | t <sub>ASR</sub>   | 0            |       | ns   |
| t <sub>SU</sub> (CA-CAS) | Column address setup time before CAS | t <sub>ASC</sub>   | 0            |       | ns   |
| t <sub>h</sub> (RAS-RA)  | Row address hold time after RAS      | t <sub>RAH</sub>   | 20           |       | ns   |
| t <sub>h</sub> (CAS-CA)  | Column address hold time after CAS   | t <sub>CAH</sub>   | 25           |       | ns   |
| t <sub>h</sub> (RAS-CA)  | Column address hold time after RAS   | t <sub>AR</sub>    | 95           |       | ns   |
| t <sub>THL</sub>         | Transition time                      | t <sub>T</sub>     | 3            | 35    | ns   |
| t <sub>TLH</sub>         |                                      |                    |              |       |      |

Note 5. An initial pause of 500 $\mu\text{s}$  is required after power-up followed by any eight RAS or RAS/CAS cycles before proper device operation is achieved.

6. The switching characteristics are defined as  $t_{THL} = t_{TLH} = 5\text{ns}$ .

7. Reference levels of input signals are  $V_{IH \text{ min}}$  and  $V_{IL \text{ max}}$ . Reference levels for transition time are also between  $V_{IH}$  and  $V_{IL}$ .

8. Except for page-mode.

9.  $t_d(\text{CAS-RAS})$  requirement is only applicable for RAS/CAS cycles preceded by a CAS only cycle (i.e., For systems where CAS has not been decoded with RAS.)

10. Operation within the  $t_d(\text{RAS-CAS})$  max limit insures that  $t_a(\text{RAS})$  max can be met.  $t_d(\text{RAS-CAS})$  max is specified reference point only, if

$t_d(\text{RAS-CAS})$  is greater than the specified  $t_d(\text{RAS-CAS})$  max limit, then access time is controlled exclusively by  $t_a(\text{CAS})$ .

$t_d(\text{RAS-CAS})_{\text{min}} = t_h(\text{RAS-RA})_{\text{min}} + 2t_{THL}(t_{TLH}) + t_{SU}(\text{CA-CAS})_{\text{min}}$ .

### SWITCHING CHARACTERISTICS ( $T_a = 0 \sim 70^\circ\text{C}$ , $V_{CC} = 5\text{V} \pm 10\%$ , $V_{SS} = 0\text{V}$ , unless otherwise noted)

#### Read Cycle

| Symbol                  | Parameter                          | Alternative Symbol | MH6408AND-15 |     | Unit |
|-------------------------|------------------------------------|--------------------|--------------|-----|------|
|                         |                                    |                    | Limits       |     |      |
|                         |                                    |                    | Min          | Max |      |
| t <sub>CR</sub>         | Read cycle time                    | t <sub>RC</sub>    | 260          |     | ns   |
| t <sub>SU</sub> (R-CAS) | Read setup time before CAS         | t <sub>RCS</sub>   | 0            |     | ns   |
| t <sub>h</sub> (CAS-R)  | Read hold time after CAS (Note 11) | t <sub>RCH</sub>   | 0            |     | ns   |
| t <sub>h</sub> (RAS-R)  | Read hold time after RAS (Note 11) | t <sub>RRH</sub>   | 20           |     | ns   |
| t <sub>dis</sub> (CAS)  | Output disable time (Note 12)      | t <sub>OFF</sub>   | 0            | 40  | ns   |
| t <sub>a</sub> (CAS)    | CAS access time (Note 13)          | t <sub>CAC</sub>   |              | 75  | ns   |
| t <sub>a</sub> (RAS)    | RAS access time (Note 14)          | t <sub>RAC</sub>   |              | 150 | ns   |

Note 11. Either  $t_h(\text{RAS-R})$  or  $t_h(\text{CAS-R})$  must be satisfied for a read cycle.

Note 12.  $t_{dis}(\text{CAS})$  max defines the time at which the output achieves the open circuit condition and is not reference to  $V_{OH}$  or  $V_{OL}$ .

Note 13. This is the value when  $t_d(\text{RAS-CAS}) \geq t_d(\text{RAS-CAS})$  max. Test conditions: Load = 2T TL,  $C_L = 100\text{pF}$

Note 14. This is the value when  $t_d(\text{RAS-CAS}) < t_d(\text{RAS-CAS})$  max. When  $t_d(\text{RAS-CAS}) \geq t_d(\text{RAS-CAS})$  max,  $t_a(\text{RAS})$  will increase by the amount that  $t_d(\text{RAS-CAS})$  exceeds the value shown. Test conditions: Load = 2T TL,  $C_L = 100\text{pF}$

#### Write Cycle

| Symbol                  | Parameter                                                 | Alternative Symbol | MH6408AND-15 |     | Unit |
|-------------------------|-----------------------------------------------------------|--------------------|--------------|-----|------|
|                         |                                                           |                    | Limits       |     |      |
|                         |                                                           |                    | Min          | Max |      |
| t <sub>CW</sub>         | Write cycle time                                          | t <sub>RC</sub>    | 260          |     | ns   |
| t <sub>SU</sub> (W-CAS) | Write setup time before $\overline{\text{CAS}}$ (Note 17) | t <sub>WCS</sub>   | — 5          |     | ns   |
| t <sub>H</sub> (CAS-W)  | Write hold time after $\overline{\text{CAS}}$             | t <sub>WCH</sub>   | 45           |     | ns   |
| t <sub>H</sub> (RAS-W)  | Write hold time after $\overline{\text{RAS}}$             | t <sub>WCR</sub>   | 95           |     | ns   |
| t <sub>H</sub> (W-RAS)  | $\overline{\text{RAS}}$ hold time after write             | t <sub>RWL</sub>   | 45           |     | ns   |
| t <sub>H</sub> (W-CAS)  | $\overline{\text{CAS}}$ hold time after write             | t <sub>CWL</sub>   | 45           |     | ns   |
| t <sub>W</sub> (W)      | Write pulse width                                         | t <sub>WP</sub>    | 45           |     | ns   |
| t <sub>SU</sub> (D-CAS) | Data-in setup time before $\overline{\text{CAS}}$         | t <sub>DS</sub>    | 0            |     | ns   |
| t <sub>H</sub> (CAS-D)  | Data-in hold time after $\overline{\text{CAS}}$           | t <sub>DH</sub>    | 45           |     | ns   |
| t <sub>H</sub> (RAS-D)  | Data-in hold time after $\overline{\text{RAS}}$           | t <sub>DHR</sub>   | 95           |     | ns   |

524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles

| Symbol                  | Parameter                              | Alternative Symbol | MH6408AND-15 |     | Unit |
|-------------------------|----------------------------------------|--------------------|--------------|-----|------|
|                         |                                        |                    | Limits       |     |      |
|                         |                                        |                    | Min          | Max |      |
| t <sub>CRW</sub>        | Read-write cycle time (Note 15)        | t <sub>RWC</sub>   | 280          |     | ns   |
| t <sub>CRMW</sub>       | Read-modify-write cycle time (Note 16) | t <sub>RMWC</sub>  | 310          |     | ns   |
| t <sub>h (W-RAS)</sub>  | RAS hold time after write              | t <sub>RWL</sub>   | 45           |     | ns   |
| t <sub>h (W-CAS)</sub>  | CAS hold time after write              | t <sub>CWL</sub>   | 45           |     | ns   |
| t <sub>W (W)</sub>      | Write pulse width                      | t <sub>WP</sub>    | 45           |     | ns   |
| t <sub>SU (R-CAS)</sub> | Read setup time before CAS             | t <sub>RCS</sub>   | 0            |     | ns   |
| t <sub>d (RAS-W)</sub>  | Delay time, RAS to write (Note 17)     | t <sub>RWD</sub>   | 120          |     | ns   |
| t <sub>d (CAS-W)</sub>  | Delay time, CAS to write (Note 17)     | t <sub>CWD</sub>   | 60           |     | ns   |
| t <sub>SU (D-W)</sub>   | Data-in setup time before write        | t <sub>DS</sub>    | 0            |     | ns   |
| t <sub>h (W-D)</sub>    | Data-in hold time after write          | t <sub>DH</sub>    | 45           |     | ns   |
| t <sub>dis (CAS)</sub>  | Output disable time                    | t <sub>OFF</sub>   | 0            | 40  | ns   |
| t <sub>a (CAS)</sub>    | CAS access time (Note 13)              | t <sub>CAC</sub>   |              | 75  | ns   |
| t <sub>a (RAS)</sub>    | RAS access time (Note 14)              | t <sub>RAC</sub>   |              | 150 | ns   |

Note 15.  $t_{ORW\min}$  is defined as  $t_{ORW\min} = t_d(RAS-W) + t_h(W-RAS) + t_w(RASH) + 3t_{TLH}(t_{THL})$

16.  $t_{CRMW\min}$  is defined as  $t_{CRMW\min} = t_a(RAS)\max + t_h(W-RAS) + t_w(RASH) + 3t_{TLH}(t_{THL})$

17.  $t_{su}(W-CAS)$ ,  $t_d(RAS-W)$ , and  $t_d(CAS-W)$  do not define the limits of operation, but are included as electrical characteristics only.

When  $t_{su}(W-CAS) \geq t_{su}(W-CAS)\min$ , an early-write cycle is performed, and the data outputs keep the high-impedance state.

When  $t_d(RAS-W) \geq t_d(RAS-W)\min$ , and  $t_d(CAS-W) \geq t_{su}(W-CAS)\min$  a read-write cycle is performed, and the data of the selected address will be read out on the data outputs.

For all conditions other than those described above, the condition of data output (at access time and until  $\overline{CAS}$  goes back to  $V_{IH}$ ) is not defined.


Page-Mode Cycle

| Symbol                | Parameter                              | Alternative Symbol | MH6408AND-15 |     | Unit |
|-----------------------|----------------------------------------|--------------------|--------------|-----|------|
|                       |                                        |                    | Limits       |     |      |
|                       |                                        |                    | Min          | Max |      |
| t <sub>C PGR</sub>    | Page-Mode read cycle time              | t <sub>PC</sub>    | 145          |     | ns   |
| t <sub>C PGW</sub>    | Page-Mode write cycle time             | t <sub>PC</sub>    | 145          |     | ns   |
| t <sub>C PGRW</sub>   | Page-Mode read-write cycle time        | —                  | 180          |     | ns   |
| t <sub>C PGRMW</sub>  | Page-Mode read-modify-write cycle time | —                  | 195          |     | ns   |
| t <sub>w (CASH)</sub> | CAS high pulse width                   | t <sub>CP</sub>    | 60           |     | ns   |


**524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM**

**TIMING DIAGRAMS** (Note 18)

**Read Cycle**




**Write Cycle (Early Write)**




**524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM**

**Read-Write and Read-Modify-Write Cycles**



**RAS-Only Refresh Cycle (Note 19)**



Note 18



Indicates the don't care input




The center-line indicates the high-impedance state


Note 19.  $\overline{\text{CAS}} = V_{IH}$ ,  $\overline{\text{W}}$ ,  $\text{A}_7$ ,  $\text{D}$  = don't care.

## 524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM

### Page-Mode Read Cycle



### Page-Mode Write Cycle



524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM

Hidden Refresh Cycle

