MELPS 740

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MELPS 740 CPU CORE BASIC FUNCTIONS

Each series of the MELPS 740 Family uses the standard MELPS 740 instruction set. The functions of the MELPS 740 CPU core are explained below. The multiply and divide instructions are not available in every microcomputer, and the clock control instructions differ in each microcomputer. For details, refer to the table of machine instruction or the functional explanation of each microcomputer.

CENTRAL PROCESSING UNIT (CPU) INTERNAL REGISTERS

The central processing unit (CPU) has the six registers. Accumulator (A)

The accumulator is an 8-bit register. Data operations such as data transfer, etc., are executed mainly through the accumulator.

Index register X (X), Index register Y (Y)

Both index register X and index register Y are 8-bit registers. In the index addressing modes, the value of the OPERAND is added to the contents of register X or register Y and specifies the real address.

These index registers also have increment, decrement, comparison, and data transfer functions to allow these registers to take some of the functions of the accumulator.

When the T flag in the processor status register is set to

"1", the value contained in index register X becomes the address for the second OPERAND.

Stack pointer (S)

The stack pointer is an 8-bit register used during subroutine calls and interrupts. The stack is used to store the current address data and processor status when branching to subroutines or interrupt routines.

The lower eight bits of the stack address are determined by the contents of the stack pointer. The upper eight bits of the stack address are determined by the Stack Page Selection Bit. If the Stack Page Selection Bit is "0", then the RAM in the zero page is used as the stack area. If the Stack Page Selection Bit is "1", then RAM in page 1 is used as the stack area.

The Stack Page Selection Bit is located in the SFR area in the zero page. Note that the initial value of the Stack Page Selection Bit varies with each microcomputer type. Also some microcomputer types have no Stack Page Selection Bit and the upper eight bits of the stack address are fixed.

The operations of pushing register contents onto the stack and popping them from the stack are shown in Fig. 2.

Program counter (PC)

The program counter is a 16-bit counter consisting of two 8-bit registers PC_H and PC_L . It is used to indicate the address of the next instruction to be executed.




Fig. 1 MELPS 740 CPU register structure








Table 1. Fush and pop instructions of accumulator of processor status regis	Table 1.	ructions of accumulator or processor status regis
---	----------	---

	Push instruction to stack	Pop instruction from stack
Accumulator	PHA	PLA
Processor status register	PHP	PLP



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Processor status register (PS)

The processor status register is an 8-bit register consisting of flags which indicate the status of the processor after an arithmetic operation. Branch operations can be performed by testing the Carry (C) flag, Zero (Z) flag, Overflow (V) flag, or the Negative (N) flag. In decimal mode, the Z, V, N flags are not valid.

After reset, the Interrupt disable (I) flag is set to "1", but all other flags are undefined. Since the Index X mode (T) and Decimal mode (D) flags directly affect arithmetic operations, they should be initialized in the beginning of a program.

(1) Carry flag (C)

The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction.

(2) Zero flag (Z)

The Z flag is set if the result of an immediate arithmetic operation or a data transfer is "0", and cleared if the result is anything other than "0".

(3) Interrupt disable flag (1)

The I flag disables all interrupts except for the interrupt generated by the BRK instruction.

Interrupts are disabled when the I flag is "1".

When an interrupt occurs, this flag is automatically set to "1" to prevent other interrupts from interfering until the current interrupt is serviced.

(4) Decimal mode flag (D)

The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is "0"; decimal arithmetic is executed when it is "1". Decimal correction is automatic in decimal mode. Only the ADC and SBC instructions can be used for decimal arithmetic. (5) Break flag (B)

The B flag is used to indicate that the current interrupt was generated by the BRK instruction. The BRK flag in the processor status register is always "0". When the BRK instruction is used to generate an interrupt, the processor status register is pushed onto the stack with the break flag set to "1". The saved processor status is the only place where the break flag is ever set.

(6) Index X mode flag (T)

When the T flag is "0", arithmetic operations are performed between accumulator and memory, e.g. the results of an operation between two memory locations is stored in the accumulator. When the T flag is "1", direct arithmetic operations and direct data transfers are enabled between memory locations, i.e. between memory and memory, memory and I/O, and I/O and I/O. In this case, the result of an arithmetic operation performed on data in memory location 1 and memory location 2 is stored in memory location 2. The address of memory location 1 is specified by index register X, and the address of memory location 2 is specified by normal addressing modes.

(7) Overflow flag (V)

The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds +127 to -128. When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag.

(8) Negative flag (N)

The N flag is set if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag.

Table 2. Set and clear instructions of each bit of processor status register

	C flag	Z flag	I flag	D flag	B flag	T flag	V flag	N flag
Set instruction	SEC		SEI	SED		SET	_	_
Clear instruction	CLC		CLI	CLD		CLT	CLV	




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ADDRESSING MODE

The MELPS 740 Family has 17 addressing modes and a powerful memory access capability.


When extracting data required for arithmetic and logic operations from memory or when storing the results of such operations in memory, a memory address must be specified. The specification of the memory address is called addressing. The MELPS 740 Family instructions can be classified as 1-byte, 2-byte, and 3-byte instructions. In each case, the first byte is known as the OPCODE which forms the basis of the instruction. A second or third byte is called an OPERAND which affects the addressing. The contents of index registers X and Y can also effect the addressing.

Although there are many addressing modes, there is always a particular memory location specified. What differs is whether the operand, the index register contents, or a combination of both should be used to specify the memory or jump destination. Based on these 3 types of instructions, the range of variation is increased and operation is enhanced by combinations of the bit operation instructions, jump instruction, and arithmetic instructions.






Name	Immediate addressing mode
Function	The OPERAND follows im-
	mediately after the OPCODE.
Instructions	ADC, AND, CMP, CPX, CPY,
	EOR, LDA, LDX, LDY, ORA,
	SBC
Example	: Mnemonic Machine code
	ADC #\$A5 69 ₁₆ A5 ₁₆



Name	: Accumulator addressing mode
Function	: The operation is performed on
	the accumulator.
Instructions	: ASL, DEC, INC, LSR, ROL,
	ROR
Example	: Mnemonic Machine code

	Bit 7				 Bit 0
Carry flag		Accu	mulato	r	



Machine	әс
2A ₁₆	




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

 Name
 : Zero page addressing mode

 Function
 : The operation is performed in zero page memory (00₁₆ to FF₁₆)


 Instructions
 : ADC, AND, ASL, BIT, CMP, COM, CPX, CPY, DEC, EOR, INC, LDA, LDM, LDX, LDY, LSR. ORA. ROL. ROR. RRF.

	SBC, STA, STX, STY, TST			
Example	: Mnemonic	Machine code		
	ADC \$02	65 ₁₆ 02 ₁₆		





Name	Zero page X addressing mode
Function	: The operation is performed on
	the zero page memory location
	whose address is specified by
	adding the OPERAND to the
	contents of index register X.
Instruction	S ADC, AND, ASL, CMP, DEC,

- DIV, EOR, INC, LDA, LDY, LSR, MUL, ORA, ROL, ROR, SBC, STA, STY Example : Mnemonic Machine code
- ADC \$1E,X 75₁₆ 1E₁₆











Contents of index register Y


EE₁₆

AE0016

AE0016

Absolute Y specification

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER



Name Funçtion	: Absolute Y addressing mode : The operation is performed on the memory location whose address is specified by adding the contents of index register Y to the value indicated by the	Memory
Instruction Example	first and second OPERAND. s : ADC, AND, CMP, EOR, LDA, LDX, ORA, SBC, STA : Mnemonic Machine code ADC \$AD12,Y 79 ₁₆ 12 ₁₆ AD ₁₆	OPCODE (79₁₆) OPERAND I (12₁₆) OPERAND II (AD₁₆)
		\hat{f} \hat{f}


 $A \leftarrow A + C +$

Data

Data



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER



Carry flag reset


- Name
 : Relative addressing mode


 Function
 : Conditionally jumps to the address produced by adding the Program Counter to the OPERAND.

 Instructions
 : BCC, BCS, BEQ, BMI, BNE,
- BPL, BRA, BVC, BVS Example : Mnemonic Machine code
- Example : Mnemonic Machine code BCC *-12 90₁₆ F2₁₆

Jumps to * -12 address when carry flag(C) is cleared.


Proceed to next address when carry flag(C) is set.







SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




A ← A + C +

Data

In this example, data $\rm I~(00_{16})$ and data $\rm II~(14_{16})$ have been stored beforehand.

1400₁₆


Data



In this example, data $I \hspace{.1in} (01_{16})$ and Data $II \hspace{.1in} (12_{16})$ have been stored beforehand.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER



: Zero page indirect absolute

: Jumps to the location specified

by the contents of two con-

secutive bytes in zero page

memory whose first address is

Machine code

B216 0516

specified by the OPERAND.

addressing mode

Name

Function


Example

Instructions : JMP, JSR

: Mnemonic

JMP (\$05)

In this example, $FF_{16}\,as$ data $\,I\,$ and $1E_{16}\,as$ data $\,I\,$ have been stored beforehand.



In this example, FF_{16} as data I and 1E_{16} as data II have been stored beforehand.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER


Name	Zero page mode	bit addressing		Maman	×
Function	The operation the bit (specif high order bits on the zero pa	is performed on fied by the three of the OPCODE), ge memory loca- y the OPERAND.	[-	Bit 5	00 ₁₆ 04 ₁₆ Zero page
Instructions	CLB, SEB				FF ₁₆
Example	: Mnemonic CLB 5,\$04	Machine code BF ₁₆ 04 ₁₆	Zero page specification	Bit specification OPCODE 101 11111 OPERAND (04 ₁₆)	

Name : Zero page bit relative addressing mode Function : Conditionally jumps to the address specified by adding the second OPERAND to the program counter, depending on the bit (specified by the three higher order bits of the OPCODE) in the zero page memory location specified by the first OPERAND. Instructions : BBC, BBS

Example : Mnemonic Machine code BBC 5,\$04,*-12 B7₁₆ 04₁₆ F1₁₆ Jump to * - 12 address when 04_{16} address bit 5 is cleared.


Advance to *+3 address when 04_{16} address bit 5 is set.

0416



Bit 5








SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

۰.

Name	Special page addressing mode
Function	: Jumps to the specified address
	in the special page area. The
	lower eight bits are specified
	by the OPERAND and the up-
	per eight bits are defined by
	the special page (see Note 1).
Instructions	: JSR
Example	Mnemonic Machine code

JSR \\$FFE0 22₁₆ E0₁₆

Note 1 : Note that the special page is defined as the highest addressable 256 bytes of any given microcomputer and may be "FF16", "1F16", "2F16", etc





SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

LIST OF INSTRUCTION CODES

$\langle \rangle$	$D_3 \sim D_0$	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
	adecimal notation	0	1	2	3	4	5	6	7	8	9	A	в	с	D	E	F
0000	0	0.01/	ORA	JSR	BBS		ORA	ASL	BBS	РНР	ORA	ASL	SEB	_	OBA	ASL	SEB
0000	0	BRK	IND, X	ZP, IND	0, A	_	ZP	ZP	0, ZP	РПР	ІММ	A	0, A		ABS	ABS	0, ZP
0001	1	BPL	ORA	CLT	BBC	_	ORA	ASL	BBC	CLC	ORA	DEC	CLB	_	ORA	ASL	CLB
			IND, Y		0, A		ZP, X	ZP, X	0, ZP		ABS, Y	A	0, A	20.00	ABS, X	ABS, X	0, ZP
0010	2	JSR	AND	JSR	BBS	BIT	AND	ROL	BBS	PLP	AND	ROL	SEB	BIT	AND	ROL	SEB
		ABS	IND, X	SP	1, A	ZP	ZP	ZP	1, ZP		IMM	Α	1, A	ABS	ABS	ABS	1, ZP
0011	3	вмі	AND	SET	BBC	_	AND	ROL	BBC	SEC	AND	INC	CLB	LDM	AND	ROL	CLB
			IND, Y	021	1, A		ZP, X	ZP, X	1, ZP		ABS, Y	Α	1, A	ZP	ABS, X	ABS, X	1, ZP
0100	4	RTI	EOR	STP	BBS	сом	EOR	LSR	BBS	РНА	EOR	LSR	SEB	JMP	EOR	LSR	SEB
			IND, X	(Note)	2, A	ZP	ZP	ZP	2, ZP.		IMM	Α	2, A	ABS	ABS	ABS	2, ZP
0101	5	BVC	EOR	_	BBC		EOR	LSR	BBC	CLI	EOR	_	CLB	_	EOR	LSR	CLB
0101		BVC	IND, Y		2, A		ZP, X	ZP, X	2, ZP	ULI	ABS, Y		2, A		ABS, X	ABS, X	2, ZP
0110	6	RTS	ADC	MUL	BBS	TST	ADC	ROR	BBS	PLA	ADC	ROR	SEB	JMP,	ADC	ROR	SEB
0110	Ů	nio	IND, X	(Note)	3, A	ZP	ZP	ZP	3, ZP	FLA	IMM	А	3, A	IND	ABS	ABS	3, ZP
0111	-	51/0	ADC		BBC		ADC	ROR	BBC	051	ADC	_	CLB		ADC	ROR	CLB
0111	7	BVS	IND, Y	_	3, A	_	ZP, X	ZP, X	3, ZP	SEI	ABS, Y		3, A	_	ABS, X	ABS, X	3, ZP
1000			STA	RRF	BBS	STY	STA	STX	BBS				SEB	STY	STA	STX	SEB
1000	8	BRA	IND, X	ZP	4, A	ZP	ZP	ZP	4 ZP	DEY	_	ТХА	4, A	ABS	ABS	ABS	4, ZP
			STA		BBC	STY	STA	STX	BBC		STA		CLB		STA	1	CLB
1001	9	BCC	IND, Y	-	4, A	ZP, X	ZP, X	ZP, Y	4, ZP	ΤΥΑ	ABS, Y	TXS	4, A	-	ABS, X	198 (A. 1997) 1997 - 1997 - 1997 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1	4, ZP
		LDY	LDA	LDX	BBS	LDY	LDA	LDX	BBS		LDA		SEB	LDY	LDA	LDX	SEB
1010	A	IMM	IND, X	імм	5, A	ZP	ZP	ZP	5. ZP	TAY	ІММ	ТАХ	5, A	ABS	ABS	ABS	5, ZP
	_		LDA	JMP	BBC	LDY	LDA	LDX	BBG		LDA .		CLB	LDY	LQA	LDX	CLB
1011	В	BCS	IND, Y	ZP, IND	5, A	ZP, X	ZP, X	ZP. Y	5, ZP	CLV	ABS, Y	TSX	5, A	ABS X	ABS, X	ABS, Y	5, ZP
		CPY	CMP	SLW	BBS	CPY	CMP	DEC	BBS.		CMP		SEB	CPY	CMP	DEC	SEB
1100	С	IMM	IND, X	(Note) ∠WIT	6, A	ZP	ZP	ZP	6 ZP	INY	ІММ	DEX	6, A	ABS	ABS	ABS	6, ZP
			CMP		BBC		CMP	DEC	BBC		CMP		CLB		CMP	DEC	CLB
1101	D	BNE	IND, Y	-	6. A	-	ZP, X	ZP, X	6, ZP	CLD	ABS, Y		6, A	-	ABS. X	ABS, X	6, ZP
		CPX	SBC	FST	BBS	CPX	SBC	INC	BBS		SBC		SEB	CPX	SBC	INC	SEB
1110	E	ІММ	IND, X	(Note) ∠DIV	7, A	ZP	ZP	ZP	7, 2P	INX	імм	NOP	7, A	ABS	ABŠ	ABS	7, ZP
			SBC	× =	BBC		SBC	INC	BBC		SBC		CLB		SBC	INC	CLB
1111	F	BEQ	IND, Y	-	7, A	-	ZP. X	ZP, X	7. ZP	SED	ABS. Y	_	7, A	-	ADO V	ABS. X	7. ZP

Note Support of these instructions depends on the microcomputer type

Instruction	Supported in the following microcomputer types
FST	M50740A-XXXSP, M50740ASP,
	M50741-XXXSP, M50752-XXXSP,
SLW	M50757-XXXSP, M50758-XXXSP
MUL	Series 7450, Series 38000,
	M37424M8-XXXSP,
DIV	M37524M4-XXXSP

Instruction	Not supported in the following microcomputer types
	M50740A-XXXSP, M50740ASP,
WIT	M50741-XXXSP, M50752-XXXSP,
	M50757-XXXSP, M50758-XXXSP
	M50752-XXXSP, M50757-XXXSP,
STP	M50758-XXXSP, M37424M8-XXXSP,
	M37524M4-XXXSP

3-byte instruction

2-byte instruction

1-byte instruction



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MACHINE INSTRUCTIONS

			L							٩dd	ress	ing ı	mod	e	, 				
Symbol	Function	Details		м	Р		м	м		A		E	ЗIT,	A		ZΡ		в	T,Z
			0P	n	#	F OF	'n	#	0P	n	#	0P	n	#	0P	n	#	0P	n
ADC (Note 1) (Note 6)	When T=0 A←A+M+C	Adds the carry, accumulator and memory con- tents. The results are entered into the accumu- lator.				69	2	2							65	3	2		
	When T=1 M(X) \leftarrow M(X) +M+C	Adds the contents of the memory in the address indicated by index register X, the con- tents of the memory specified by the addres- sing mode and the carry The results are en- tered into the memory at the address indicated by index register X																	
AND (Note 1)	When T=0 A←A ∧ M When T=1 M(X) ← M(X) ∧ M	"AND's" the accumulator and memory contents The results are entered into the accumulator "AND's" the contents of the memory of the address indicated by index register X and the contents of the memory specified by the addressing mode The re- sults are entered into the memory at the address in- dicated by index register X				29	2	2							25	3	2		
ASL	7 0 C ← ←0	Shifts the contents of accumulator or contents of memory one bit to the left The low order bit of the accumulator or memory is cleared and the high order bit is shifted into the carry flag							0A	2	1				06	5	2		
BBC (Note 4)	Ab or Mb=0?	Branches when the contents of the bit specified in the accumulator or memory is "0"										13 2i	4	2				17 17 2i	5
BBS (Note 4)	Ab or Mb=1?	Branches when the contents of the bit specified in the accumulator or memory is "1"										03 2i	4	2				07 + 2i	5
BCC (Note 4)	C=0?	Branches when the contents of carry flag is "0"																	
BCS (Note 4)	C=1?	Branches when the contents of carry flag is "1"																	
BEQ (Note 4)	Z=1?	Branches when the contents of zero flag is "1"				-											-		
BIT	AAM	"AND's" the contents of accumulator and mem- ory The results are not entered anywhere													24	3	2		
BMI (Note 4)	N=1?	Branches when the contents of negative flag is "1"																	
BNE (Note 4) BPL	Z=0?	Branches when the contents of zero flag is "0"	_																
(Note 4) BRA	PC←PC±offset	Branches when the contents of negative flag is "0" Jumps to address specified by adding offset to			-							-							
BILA		the program counter																	
BRK	$B \leftarrow 1$ $M(S) \leftarrow PC_{H}$ $S \leftarrow S - 1$ $M(S) \leftarrow PC_{L}$ $S \leftarrow S - 1$ $M(S) \leftarrow PS$ $S \leftarrow S - 1$	Executes a software interrupt	00	7	1														
	PCL←ADL PCH←ADH																		



															Ad	dres	sind	amo	ode																Proc	ess	or st	atus	rec	iste	r
	(P,)	<		ZP,	Y	Т	AE	3S		Α	BS	X	A	BS		T	INE			P,II	1D		ND,	x	1	ND,	Y	1	REL			SP		7	6	5	4	3	2	1	0
0P	n		0P	T T	T	0		-7		0P		#	0P	1	#	0P	r	<u> </u>		n	#	0P	T	#	0P		#	0P			0P		#	N	v	т	в	D	1	z	c
75	4	2				61		-+-		7D		3	79		3							61	6	2	71	6	2							N	V	•	•	•	•	Z	С
35	4	2				21	D 4	1	3	3D	5	3	39	5	3							21	6	2	31	6	2							N	•	•	•	•	•	z	•
16	6	2				0	EE	5	3	1E	7	3																						N	•	•	•	•	•	z	С
																																		•	•	•	•	•	•	•	•
																																		•	•	•	•	•	•	•	•
																												90	2	2				•	•	•	•	•	•	•	•
																												в0	2	2				•	•	•	•	•	•	•	•,
																												F0	2	2				•	•	•	•	•	•	•	•
						20		1	3																									M7	M ₆	•	•	•	•	z	•
																												30		2				•	•	•	•	•	•	•	•
																												D0		2				•	•	•	•	•	•	•	•
																												10		2				•	•	•	•	•	•	•	•
																												80	4	2				•	•	•	•	•	•	•	•
																																		•	•			•			



									A	ddro	essi	ing r	nod	e						
Symbol	Function	Details		IMF	>		MN	/		Α		E	ЗIT,	A		ZΡ		в	T,Z	Р
			0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#
BVC (Note 4)	V=0?	Branches when the contents of overflow flag is "0 " $$																		
BVS (Note 4)	V=1?	Branches when the contents of overflow flag is "1"																		
CLB	A _b or M _b ←0	Clears the contents of the bit specified in the accumulator or memory to "0"										1B 1 2i	2	1				1F 2i	5	2
CLC	C←0	Clears the contents of the carry flag to "0"	18	2	1															_
CLD	D ← 0	Clears the contents of decimal mode flag to "0."	D8	2	1															
CLI	0→1	Clears the contents of interrupt disable flag to "0"	58	2	1															
CLT	T⊷0	Clears the contents of index X mode flag to "0"	12	2	1															
CLV	V ← 0	Clears the contents overflow flag to "0"	В8	2	1															
CMP (Note 3)	When T=0 A-M When T=1 M(X)-M	Compares the contents of accumulator and memory Compares the contents of the memory speci- fied by the addressing mode with the contents of the address indicated by index register X				CS	2	2							C5	3	2			
СОМ	M←M	Forms a one's complement of the contents of memory, and stores it into memory													44	5	2			
СРХ	Х—М	Compares the contents of index register X and memory.				EO	2	2							E4	3	2			
CPY	Ү—М	Compares the contents of index register Y and memory				cc	2	2							C4	3	2			
DEC	A←A—1 or M←M—1	Decrements the contents of the accumulator or memory by 1							1A	2	1				C6	5	2			No.
DEX	x←x−1	Decrements the contents of index register X by 1	CA	2	1															
DEY	Y ← Y −1	Decrements the contents of index register Y by 1	88	2	1															
DIV (Note 5)	$\begin{array}{l} A \leftarrow (M(zz+X+1)), \\ M(zz+X))/A \\ M(S) \leftarrow 1's \ complement \ of \ Remainder \\ S \leftarrow S - 1 \end{array}$	Divides the 16-bit data that is the contents of $M(zz+x+1)$ for high byte and the contents of $M(zz+x)$ for low byte by the accumulator Stores the quotient in the accumulator and the 1's complement of the remainder on the stack																		
EOR (Note 1)	When T=0 A←A \forall M When T=1 M(X)←M(X) \forall M	"Exclusive-ORs" the contents of accumulator and memory The results are stored in the accumulator. "Exclusive-ORs" the contents of the memory specified by the addressing mode and the con- tents of the memory at the address indicated by index register X The results are stored into the memory at the address indicated by index reg- ister X.				49	2	2							45	3	2			
FST (Note 5)		Connects oscillator output to the X_{OUTF} pin	E2	2	1															
INC	A←A+1 or M←M+1	Increments the contents of accumulator or memory by 1							ЗА	2	1		T		E6	5	2			
INX	X←X+1	Increments the contents of index register X by 1	E8	2	1							T	T		T					,
INY	Y⊷Y+1	Increments the contents of index register Y by	С	3 2	1					1	1		T	1	\square	-				-



														Ad	dres	sing	g mo	ode																Proc	ess	or st	atus	s reg	giste	r
Z	ZP,	x		ZP,	Y		AB	s	A	BS	,х	A	BS	Y,		INC)	zı	P,IN	١D	П	٧D,	х	П	ND,	Y,		REI	_		SP		7	6	5	4	3	2	1	0
0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	N	v	т	в	D	1	z	С
																											50	2	2				•	•	•	•	•	•	•	•
	-	-	-		-		-	-	-		-			-	-			-		\vdash	-	-	-				70	2	2				•	•	•	•	•	•	•	•
		-	ļ		-	-								-				-									-			-										
												ł		}						ł													•	•	•	•	•	•	•	•
		_																															•	•	•	•	•	•	•	0
														}														{					•	•	•	•	0	•	•	•
																																	•	•	•	•	•	0	•	•
		-			-	-	-	-		-	-	-		-	-	-							-			-	-		-	-		-	•	•	0	•	•			
																																	•	0	•	•	•	•	•	•
D5	4	2				СD	4	3	DD	5	3	D9	5	3							C1	6	2	D1	6	2							N	•	•	•	•	•	z	С
														}								ł																		
																		ł		}													Ν	•	•	•	•	•	z	•
		-		-		EC	4	3	\square							-																	N	•	•	•	•	•	z	С
		-	\vdash		\vdash	cc	4	3	-	-			-		\vdash			-												-			N	•	•	•	•	•	z	С
D6	6	2	-	-		CE	6	3	DE	7	3			-				-			-		-									-	N	•	•	•	•	•	z	
	_	_										\downarrow																												
																																	N	•	•	•	•	•	z	•
																																	N	•	•	•	•	•	Z	•
E2	16	2			-	1	1		-				-	-									-			-							•	•	•	•	•	•	•	•
		Į																																						
																																		1						
55	4	2			-	4D	4	3	5D	5	3	59	5	3							41	6	2	51	6	2							N	•	•	•	•	•	z	•
															ļ																									
_															{																									
																																	•	•	•	•	•	•	•	•
F6	6	2				EE	6	3	FE	7	3	t									-	-				-	-						N	•	•	•	•	•	z	•
			-	-	-	-	-		-	-	-	1		-	-		-	-		-	-		-			-							N	•	•	•	•	•	z	•
					-	-			-	-		-					-				-		-			-							L							
																								Ì									N	•	•	•	•	•	z	•



										Addr	ess	ing	mod	le					
Symbol	Function	Details		імі	>	Γ	IM	м		Α			BIT,	A		ZP		в	IT,ZP
		· · · · ·	0P	n	#	OF	n r	#	0P	n	#	OF	'n	#	0P	n	#	0P	n #
JMP	If addressing mode is ABS $PC_L \leftarrow AD_L$ $PC_H \leftarrow AD_H$ If addressing mode is IND $PC_L \leftarrow M (AD_H, AD_L)$ $PC_H \leftarrow M (AD_H, AD_L+1)$ If addressing mode is ZP, IND $PC_L \leftarrow M (00, AD_L)$ $PC_H \leftarrow M (00, AD_L+1)$	Jumps to the specified address																	
JSR	$\begin{split} \mathbf{M}(\mathbf{S}) &\leftarrow \mathbf{PC}_{\mathbf{H}} \\ \mathbf{S} \leftarrow \mathbf{S} - \mathbf{I} \\ \mathbf{M}(\mathbf{S}) \leftarrow \mathbf{PC}_{\mathbf{L}} \\ \mathbf{S} \leftarrow \mathbf{S} - \mathbf{I} \\ \text{After executing the above,} \\ \text{if addressing mode is ABS,} \\ \mathbf{PC}_{\mathbf{L}} \leftarrow \mathbf{AD}_{\mathbf{L}} \\ \mathbf{PC}_{\mathbf{H}} \leftarrow \mathbf{AD}_{\mathbf{H}} \\ \text{if addressing mode is SP,} \\ \mathbf{PC}_{\mathbf{L}} \leftarrow \mathbf{AD}_{\mathbf{L}} \\ \mathbf{PC}_{\mathbf{H}} \leftarrow \mathbf{FF} \\ \text{if addressing mode is ZP, IND,} \\ \mathbf{PC}_{\mathbf{L}} \leftarrow \mathbf{M}(00, \mathbf{AD}_{\mathbf{L}}) \\ \mathbf{PC}_{\mathbf{H}} \leftarrow \mathbf{M}(00, \mathbf{AD}_{\mathbf{L}} + 1) \end{split}$	After storing contents of program counter in stack, and jumps to the specified address																	
LDA (Note 2)	When T=0 A←M When T=1 M(X)←M	Load accumulator with contents of memory Load memory indicated by index register X with contents of memory specified by the addres-				A	9 2	2							A5	3	2		
LDM	M←nn	sing mode Load memory with immediate value					\uparrow						-		зс	4	3		
LDX	X←M	Load index register X with contents of memory				A	2 2	2				t			A6	3	2		
LDY	Y←M	Load index register Y with contents of memory				A) 2	2							A4	3	2		
LSR	$\begin{array}{c} 7 0 \\ 0 \rightarrow \boxed{} \rightarrow C \end{array}$	Shift the contents of accumulator or memory to the right by one bit The low order bit of accumulator or memory is stored in carry, 7th bit is cleared							4A	2	1				46	5	2		
MUL (Note 5)	M(S)·A←A×M(zz+X) S←S─ 1	Multiplies the accumulator with the contents of memory specified by the zero page X addres- sing mode and stores the high byte of the result on the stack and the low byte in the accumu- lator																	
NOP	PC←PC+1	No operation	EA	2	1														
ORA (Note 1)	When T=0 A←AVM When T=1 M(X)←M(X)VM	"Logical OR's" the contents of memory and accumulator The result is stored in the accu- mulator "Logical OR's" the contents of memory indi- cated by index register X and contents of mem- ory specified by the addressing mode The re- sult is stored in the memory specified by index register X				09	2	2							05	3	2		



															Ad	drea	sing	g ma	ode										·					I	Proc	ess	ors	tatus	s reg	jiste	r
	ZP,	x	Γ	ZP,	Y	Τ	A	BS	3	A	BS	,х	A	BS	Y,		INC)	Z	P,IN	١D		ND,	х	1	ND,	Y		REI	_		SP		7	6	5	4	3	2	1	0
OP	n	#	OF	'n	#	: 0	Р	n	#	0P	n	#	0P	n	#	0P	n	#					n	#	0P	n	#	0P	n	#	0P	n	#	N	v	т	в	D	1	z	С
						4	С	3	3							6C	5	3	B2	4	2													•	•	•	•	•	•	•	•
						2	0	6	3										02	7	2										22	5	2			•	•	•		•	•
B5	4	2				A	D	4	3	BD	5	3	B9	5	3							A1	6	2	B1	6	2							N	•	•	•	•	•	z	•
																																		•	•	•	•	•	•	•	•
			B	6 4	2								BE	5	3																			Ν	•	•	•	•	•	z	•
B4		2				A	С	4	3	вс	5	3																						Ν	•	•	•	•	•	z	•
56	6	2				4	E	6	3	5E	7	3																						0	•	•	•	•	•	z	С
62	15	2																																•	•	•	•	•	•	•	•
15	4	2				0	D	4	3	1D	5	3	19	5	3							01	6	2	11	6	2							• N	•	•	•	•	•	• Z	•



.

									A	\ddr	essi	ng n	nod	e						
Symbol	Function	Details		IMF	>	1	MN	٨		A		E	siт,	A		ZP		в	T,Z	Р
			0Р	n	#	0P	n	#	0P	n	#	0P	n	#	0Р	n	#	0P	n	#
PHA	M(S)←A	Saves the contents of the accumulator in memory	48	3	1															
	s⊷s—1	at the address indicated by the stack pointer and	ł			}														
		decrements the contents of stack pointer by 1																		
PHP	M(S)←PS	Saves the contents of the processor status reg-	08	3	1															
	s⊷s—1	ister in memory at the address indicated by the			Į.															
		stack pointer and decrements the contents of																		
		the stack pointer by 1													i					
PLA	s⊷s+1	Increments the contents of the stack pointer by 1	68	4	1		ŀ													
	A⊷M(S)	and restores the accumulator from the memory at			1								ļ		{				1	
		the address indicated by the stack pointer																		
PLP	s⊷s+1	Increments the contents of stack pointer by 1 and	28	4	1															
	PS⊷M(S)	restores the processor status register from the mem-																		
		ory at the address indicated by the stack pointer																		
ROL	70	Shifts the contents of the memory or accumula-							2A	2	1				26	5	2			
		tor to the left by one bit The high order bit is																		
		shifted into the carry flag and the carry flag is	1																	
		shifted into the low order bit				-		-												_
ROR	7 0	Shifts the contents of the memory or accumula-		1					6A	2	1				66	5	2			
		tor to the right by one bit The low order bit is					{													
		shifted into the carry flag and the carry flag is							ł											
		shifted into the high order bit	ļ				1	ļ	L		L	L	L							
RRF	70	Rotates the contents of memory to the right by 4				1			1						82	8	2			
		bits				}		1		-										
		· · · · · · · · · · · · · · · · · · ·	-				1	1	ļ			1								
RTI	s⊷s+1	Returns from an interrupt routine to the main	40	6	1											}				
	PS←M(S)	routine	1	ŀ																
	s⊷s+1				1															
	PC _L ←M(S)																			
	S←S+1		1																	
	PC _H ←M(S)		-							-				+						
RTS	S←S+1	Returns from a subroutine to the main routine	60	6	1	1														
	PC _L ←M(S)			-					{											
	S←S+1					1			ł –											
000	PC _H ←M(S)					-		-								2	0			_
SBC	When T=0	Subtracts the contents of memory and comple-				E9	2	2			l I	ł			E5	3	2	l		
(Note 1)	A←A−M−C	ment of carry flag from the contents of accumula-										1						{		
(Note 6)	When T-1	tor The results are stored into the accumulator								1					1					
	When T=1 M(X) \leftarrow M(X) $-$ M $-\overline{C}$	Subtracts contents of complement of carry flag and contents of the memory indicated by the										{	1			{				
	M(X) = W(X) = W = C	addressing mode from the memory at the				1						1				1				
		address indicated by index register X The re-																		
		sults are stored into the memory of the address													1					
		indicated by index register X								1		1								
SEB	A _b or M _b ←1	Sets the specified bit in the accumulator or	+-			-		1-	+	-		0B	2	1	+			0F	5	2
OLD		memory to "1"	1									12i		1.]		21	ľ	-
SEC	C←1	Sets the contents of the carry flag to "1"	38	2	1	+	+	1	+	-	-	+	-	+	1	-				
SED	D+-1	Sets the contents of the decimal mode flag to		2		1	+-	+	+	+	-	+	+-	+-	+	+	-			
520		"1 "	1.0		['					1		1			1					
SEI	I←1	Sets the contents of the interrupt disable flag to	78	2	1	1-	+	-	+	+	1	1	+-	+	1	1-	1-	1		-
		"1 "	1'	12	1'															
SET	T⊷1	Sets the contents of the index X mode flag to	32	2	1	+-	+	+	+	+	\vdash		+-	+	1	+-	+	1		Γ
021		"1 "	102	1	1'															
	+		100	2 2	1	+	+	+	+			+	+	+	+	-	+	1		F
SLW		Disconnects the oscillator output from the Xoute															1			



															Ad	dres	ssing	g ma	ode															1	Proc	ess	or st	atus	reg	iste	r
Z	ZŖ,	x	Γ	ZP	γ,Y	T	1	ABS	3	A	BS	,x	A	BS	Y		INC)	ZI	P,IN	D	11	١D,	x	H	٩D,	Y	1	REL	_		SP		7	6	5	4	3	2	1	0
0P	n	#	OF	'n	n :	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	N	v	т	в	D	I	z	С
																																		•	•	•	•	•	•	•	•
						-																												•	•	•	•	•	•	•	•
					+																						-							N	•	•	•	•	•	z	•
				+	+	-																												(\	/alu	ə sa	ved	in s	tack)	
36	6	2	-	┝	+	-	2E	6	3	3E	7	3																			-			N	•	•	•	•	•	z	С
																																					·				
76	6	2					6E	6	3	7E	7	3																						N	•	•	•	•	•	z	С
																																		•	•	•	•	•	•	•	•
				+	-		-						-																					(\	/alue	sa	/ed	in s	tack)) 	
																														,											
																																		•	•	•	•	•	•	•	•
F5	4	2					ED	4	3	FD	5	3	F9	5	3							E1	6	2	F1	6	2							N	V	•	•	•	•	z	С
			-		+	_	,			-		-	-	-		-			-															•	•	•	•	•	•	•	•
	-	-	-	+	+	-				\vdash	-	-	-	-		-	-		-			-	-					-		-	-			•	•	•	•	•	•	•	1
																																		•	•	•	٠	1	•	•	•
																																			•						
					T																													•	•	1					,
_			[1																												•	•	•	•	•	•	•	•



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

									A	\ddr	essi	ing r	nod	е					
Symbol	Function	Details		IMF	>		MN	1		A		E	зіт,	A		ZΡ		в	T,ZP
			0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n ‡
STA	M←A	Stores the contents of accumulator in memory.						r							85	4	2		
STP (Note 5)		Stops the oscillator	42	2	1														-
STX	M←X	Stores the contents of index register X in memory													86	4	2		
STY	M←Y	Stores the contents of index register Y in memory													84	4	2		
ТАХ	X←A	Transfers the contents of the accumulator to in- dex register X	AA	2	1														
ΤΑΥ	Y←A	Transfers the contents of the accumulator to in- dex register Y	A8	2	1														
TST	M=0?	Tests whether the contents of memory are "0" or not													64	3	2		
тѕх	x←s	Transfers the contents of the stack pointer to in- dex register X	ва	2	1														
ТХА	A←X	Transfers the contents of index register X to the accumulator.	8A	2	1														
TXS	s⊷x	Transfers the contents of index register X to the stack pointer.	9A	2	1														
ΤΥΑ	A←Y	Transfers the contents of index register Y to the accumulator	98	2	1						e								
WIT (Note 5)		Stops the internal clock	C2	2	1														

Note 1: The number of cycles "n" is increased by 3 when T is 1. 2: The number of cycles "n" is increased by 2 when T is 1. 3: The number of cycles "n" is increased by 1 when T is 1.

a The number of cycles "n" is increased by 2 when that is a cycles "n" is increased by 2 when that has occurred.
 Support of these instructions depends on the microcomputer type

Instruction	Supported in the following microcomputer types
FST SLW	M50740A-XXXSP, M50740ASP, M50741-XXXSP, M50752-XXXSP, M50757-XXXSP, M50758-XXXSP
MUL DIV	Series 7450, Series 38000, M37424M8-XXXSP, M37524M4-XXXSP

Instruction	Not supported in the following microcomputer types
	M50740A-XXXSP, M50740ASP,
WIT	M50741-XXXSP, M50752-XXXSP,
	M50757-XXXSP, M50758-XXXSP
	M50752-XXXSP, M50757-XXXSP,
STP	M50758-XXXSP, M37424M8-XXXSP,
	M37524M4-XXXSP

6 : N, V, and Z flags are invalid in decimal operation mode.



	Addressing mode											I	Processor status register																											
ZP,X				ZP,`	7	ABS			ABS,X			ABS,Y			IND			ZP,IND			IND,X			IND,Y			REL				SP		7	6	5	4	3	2	1	0
0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	Ν	۷	т	в	D	I	z	С
95	5	2				8D	5	3	9D	6	3	99	6	3							81	7	2	91	7	2							•	•	•	•	•	•	•	•
																																	•	•	•	•	•	•	•	•
			96	5	2	8E	5	3																				T					•	•	•	•	•	•	•	•
94	5	2				8C	5	3																									•	•	•	•	•	•	•	•
																												T		F			N	•	•	•	•	•	z	•
																																	N	•	•	•	•	•	z	•
																																	N	•	•	•	•	•	z	•
																																	N	•	•	•	•	•	z	•
																												T					N	•	•	•	•	•	z	•
														ì														T					•	•	•	•	•	•	•	•
																																	N	•	•	•	·	•	z	•
		T	[+	1				•	•	•	•	•	•	•	•

Symbol	Contents	Symbol	Contents							
IMP	Implied addressing mode	+	Addition							
IMM	Immediate addressing mode	-	Subtraction							
Α	Accumulator or Accumulator addressing mode	^	Logical OR							
		V	Logical AND							
BIT, A	Accumulator bit relative addressing mode	¥	Logical exclusive OR							
			Negation							
ZP	Zero page addressing mode	+	Shows direction of data flow							
BIT, ZP	Zero page bit relative addressing mode	x	Index register X							
		Y	Index register Y							
ZP, X	Zero page X addressing mode	S	Stack pointer							
ZP, Y	Zero page Y addressing mode	PC	Program counter							
ABS	Absolute addressing mode	PS	Processor status register							
ABS, X	Absolute X addressing mode	PCH	8 high-order bits of program counter							
ABS, Y	Absolute Y addressing mode	PCL	8 low-order bits of program counter							
IND	Indirect absolute addressing mode	ADH	8 high-order bits of address							
		ADL	8 low-order bits of address							
ZP, IND	Zero page indirect absolute addressing mode	FF	FF in Hexadecimal notation							
		nn	Immediate value							
IND, X	Indirect X addressing mode	м	Memory specified by address designation of any							
IND, Y	Indirect Y addressing mode		addressing mode							
REL	Relative addressing mode	M (X)	Memory of address indicated by contents of index							
SP	Special page addressing mode		register X							
С	Carry flag	M (S)	Memory of address indicated by contents of stack							
Z	Zero flag		pointer							
I	Interrupt disable flag	M(AD _H , AD _L)	Contents of memory at address indicated by AD _H and							
D	Decimal mode flag		AD _L , in AD _H is 8 high-order bits and AD _L is 8 low-							
в	Break flag		order bits							
т	X-modified arithmetic mode flag	M(00, AD _L)	Contents of address indicated by zero page ADL							
v	Overflow flag	Ab	1 bit of accumulator							
N	Negative flag	Mb	1 bit of memory							
		OP	Opcode							
		n	Number of cycles							
	× .	# '	Number of bytes							



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

NOTES on USE

Keep the following points in mind while programming:

Processor status register


(1) Initialization of processor status register


After a reset, the contents of the processor status register (PS) are undefined except for the I flag which is "1". Therefore, flags which affect program execution must be initialized after a reset.


In particular, it is essential to initialize the T and D flags because they have an important effect on calculations.

(2) How to reference the processor status register To reference the contents of the processor status register (PS), execute the PHP instruction once then read the contents of (S+1). If necessary, execute the PLP instruction to return the PS to its original status.

A NOP instruction should be executed after every PLP instruction. (The NOP in unnecessary when using a series 38000 microcomputer).









SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Interrupts

The contents of the interrupt request bits can be changed by software, but the values will not change immediately after being overwritten. Therefore, note the following points:

- After changing the value of the interrupt request bits, execute at least one instruction before executing a BBC, BBS, or any other read instruction.
- (2) When clearing an interrupt request bit to "0" and setting an interrupt enable bit to "1" (=setting in an interrupt enable state), it needs to be cleared or set these bits in a separate instruction. The interrupt is accepted because it becomes in the interrupt enable state before clearing the interrupt request bit, if clearing the interrupt request bit and setting the interrupt enable bit are performed in an instruction.


BRK instruction


 It can be detected that the BRK instruction interrupt event or the least priority interrupt event by referring the stored B flag state. Refer the stored B flag state in the interrupt routine, in this case.


However, the microcomputer that has an independent BRK instruction interrupt vector (cf. the 7450 series, the 7470 series, and the 38000 series) are not necessary this detection.

- (2) The CPU of all 8-bit microcomputers except the 38000 series have the following bug about the BRK instruction execution.
 - At the following status,
 - the interrupt request bit has set to "1".
 - ② the interrupt enable bit has set to "1".
 - ③ the interrupt disable flag (I) has set to "1".

if the BRK instruction is executed, the interrupt disable state is cancelled and it becomes in the interrupt enable state. So that the requested interrupts (the interrupts that corresponding to their request bits have set to "1") are accepted.









SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Decimal calculations

(1) Execution of decimal calculations

The ADC and SBC are the only instructions which will yield proper decimal results in decimal mode. To calculate in decimal notation, set the decimal mode flag (D) to "1" with the SED instruction. After executing the ADC or SBC instruction, execute another instruction before executing the SEC, CLC, or CLD instruction.

(2) Note on flags in decimal mode

When decimal mode is selected, the values of three of the flags in the status register (the N, V, and Z flags) are invalid after a ADC or SBC instruction is executed. The Carry flag (C) is set to "1" if a carry is generated as a result of the calculation, or is cleared to "0" if a borrow is generated. To determine whether a calculation has generated a carry, the C flag must be initialized to "0" before each calculation. To check for a borrow, the C flag must be initialized to "1" before each calculation.

JMP instruction

When using the JMP instruction in indirect addressing mode, do not specify the last address on a page as an indirect address.

