



GENERAL DESCRIPTION

The ME8117A-G is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION

(SOP-8)

Top View



P-Channel MOSFET

: Ordering Information: ME8117A /ME8117A-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter		Symbol	Limit	Unit
Drain-Source Voltage		V_{DSS}	-35	V
Gate-Source Voltage		V_{GSS}	± 20	V
Continuous Drain Current	$T_A=25^\circ\text{C}$	I_D	-17.3	A
Current($T_j=150^\circ\text{C}$)	$T_A=70^\circ\text{C}$		-14	
Pulsed Drain Current		I_{DM}	69	A
Maximum Power Dissipation*	$T_A=25^\circ\text{C}$	P_D	2.5	W
	$T_A=70^\circ\text{C}$		1.6	
Operating Junction Temperature		T_J	-55 to 150	$^\circ\text{C}$
Thermal Resistance-Junction to Ambient*		$R_{\theta JA}$	50	$^\circ\text{C/W}$

* The device mounted on 1in² FR4 board with 2 oz copper

Electrical Characteristics ($T_A=25^\circ\text{C}$ Unless Otherwise Specified)









Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V _{BR(DSS)}	Drain-source breakdown voltage	I _D =-10mA, V _{GS} =0V	-35			V
V _{GS(th)}	Gate Threshold Voltage	V _{GS} = V _{DS} , I _D =-250 μA	-1		-3.0	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±20V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-35V, V _{GS} =0V			-1	μA
R _{Ds(ON)}	Drain-Source On-State Resistance ^a	V _{GS} =-10V, I _D = -9A		4.3	5.2	mΩ
		V _{GS} =-4V, I _D = -9A		8	10.5	
V _{SD}	Diode Forward Voltage	I _{DR} =-18A, V _{GS} =0V		0.8	1.2	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DD} =-24V, V _{GS} =-10V, I _D =-18A		142		nC
Q _g	Total Gate Charge	V _{DD} =-24V, V _{GS} =-4.5V, I _D =-18A		74		
Q _{gs}	Gate-Source Charge			26		
Q _{gd}	Gate-Drain Charge			41		
C _{iss}	Input capacitance	V _{DS} =-15V, V _{GS} =0V, f=1MHz		6362		pF
C _{oss}	Output Capacitance			773		
C _{rss}	Reverse Transfer Capacitance			694		
t _{d(on)}	Turn-On Delay Time	V _{DD} =-15V, R _L =15Ω V _{GS} =-10V, R _G =4.7Ω		74		nC
t _r	Turn-On Rise Time			31		
t _{d(off)}	Turn-Off Delay Time			270		
t _f	Turn-Off Fall Time			76		

Notes: a. Pulse test: pulse width≤ 300us, duty cycle≤ 2%, Guaranteed by design, not subject to production testing.




b. Matsuki reserves the right to improve product design, functions and reliability without notice.




Typical Characteristics (T_J =25°C Noted)




Typical Characteristics (T_J =25°C Noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient



SOP-8 Package Outline

Note: 1. Refer to JEDEC MS-012AA.

2. Dimension "D" does not include mold flash, protrusions or gate burrs . Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.

