



N- Channel 100-V (D-S) MOSFET
GENERAL DESCRIPTION

The ME50N10 is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching, and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION

(TO-252-3L)

Top View



N-Channel MOSFET

Ordering Information: ME50N10 (Pb-free)

ME50N10-G (Green product-Halogen free)

Absolute Maximum Ratings (T_c=25°C Unless Otherwise Noted)

| Parameter | Symbol | Maximum Ratings | Unit |
|--|-----------------------------------|-----------------|------|
| Drain-Source Voltage | V _{DS} | 100 | V |
| Gate-Source Voltage | V _{GS} | ±20 | V |
| Continuous Drain Current | T _c =25°C | 50.5 | A |
| | T _c =70°C | 40.4 | |
| Pulsed Drain Current | I _{DM} | 202 | A |
| Maximum Power Dissipation | T _c =25°C | 69.4 | W |
| | T _c =70°C | 44.4 | |
| Operating Junction and Storage Temperature Range | T _J , T _{stg} | -55 to 150 | °C |
| Thermal Resistance-Junction to Case* | R _{θJC} | 1.8 | °C/W |

 * The device mounted on 1in² FR4 board with 2 oz copper.


N- Channel 100-V (D-S) MOSFET
Electrical Characteristics (T_c=25°C Unless Otherwise Specified)

| Symbol | Parameter | Limit | Min | Typ | Max | Unit |
|---------------------|---------------------------------|--|-----|------|------|------|
| STATIC | | | | | | |
| BV _{DSS} | Drain-Source Breakdown Voltage | V _{GS} =0V, I _D =250 μA | 100 | | | V |
| V _{G(th)} | Gate Threshold Voltage | V _{DS} =V _{GS} , I _D =250 μA | 2.0 | | 4.0 | V |
| I _{GSS} | Gate-Body Leakage | V _{DS} =0V, V _{GS} =±20V | | | ±100 | nA |
| I _{DSS} | Zero Gate Voltage Drain Current | V _{DS} =100V, V _{GS} =0V | | | 1 | μA |
| R _{D(on)} | Drain-Source On-Resistance* | V _{GS} =10V, I _D =25A | | 14 | 17 | mΩ |
| V _{SD} | Diode Forward Voltage * | I _S =45A, V _{GS} =0V | | 0.9 | 1.2 | V |
| DYNAMIC | | | | | | |
| Q _g | Total Gate Charge | V _{DD} =80V, V _{GS} =10V, I _D =28A | | 121 | | nC |
| Q _g | Total Gate Charge | | | 28 | | |
| Q _{gs} | Gate-Source Charge | V _{DD} =80V, V _{GS} =4.5V, I _D =28A | | 28.6 | | |
| Q _{gd} | Gate-Drain Charge | | | 34.4 | | |
| R _g | Gate Resistance | V _{DS} =0V, V _{GS} =0V, f=1MHz | | 0.8 | | Ω |
| C _{iss} | Input Capacitance | V _{DS} =15V, V _{GS} =0V, f=1MHz | | 6170 | | pF |
| C _{oss} | Output Capacitance | | | 427 | | |
| C _{rss} | Reverse Transfer Capacitance | | | 307 | | |
| t _{d(on)} | Turn-On Delay Time | V _{GS} =10V, R _L =1.8Ω V _{DD} =50V, R _G =2.5Ω, I _D =28A | | 42.4 | | ns |
| t _r | Turn-On Rise Time | | | 85.7 | | |
| t _{d(off)} | Turn-Off Delay Time | | | 154 | | |
| t _f | Turn-Off Fall Time | | | 25 | | |







Notes: a. pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.







N- Channel 100-V (D-S) MOSFET

Typical Characteristics (T_J =25°C Noted)




N- Channel 100-V (D-S) MOSFET

Typical Characteristics (T_J =25°C Noted)



TO-252 Package Outline



| SYMBOL | MIN | MAX |
|--------|----------|-------|
| A | 2.10 | 2.50 |
| B | 0.40 | 0.90 |
| C | 0.40 | 0.90 |
| D | 5.30 | 6.30 |
| D1 | 2.20 | 2.90 |
| E | 6.30 | 6.75 |
| E1 | 4.80 | 5.50 |
| L1 | 0.90 | 1.80 |
| L2 | 0.50 | 1.10 |
| L3 | 0.00 | 0.20 |
| H | 8.90 | 10.40 |
| P | 2.30 BSC | |

