

N-Channel 60-V (D-S) MOSFET



GENERAL DESCRIPTION

The ME3205P is the N-Channel logic enhancement mode power field effect transistors, using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on state resistance. These devices are particularly suited for low voltage application such as notebook computer power management and other battery powered circuits where Low-side switching , and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION

(TO-251)

Top View



N-Channel MOSFET

Ordering Information: ME3205P (Pb-free)

ME3205P-G (Green product-Halogen free)

Absolute Maximum Ratings (T_c=25°C Unless Otherwise Noted)

Parameter		Symbol	Maximum Ratings	Unit
Drain-Source Voltage		V _{DS}	60	V
Gate-Source Voltage		V _{GS}	±20	V
Continuous Drain Current	T _c =25°C	I _D	75.6	A
	T _c =70°C		60.5	
Pulsed Drain Current		I _{DM}	302	A
Maximum Power Dissipation	T _c =25°C	P _D	59.5	W
	T _c =70°C		38.1	
Junction and Storage Temperature Range		T _J , T _{stg}	-55 to 150	°C
Thermal Resistance-Junction to Case *		R _{θJC}	2.1	°C/W

* The device mounted on 1in² FR4 board with 2 oz copper

FEATURES

- R_{DS(ON)} ≤ 6.5mΩ @ V_{GS}=10V
- Super high density cell design for extremely low R_{DS(ON)}
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- DC/DC Converter
- Load Switch
- LCD Display inverter

DCC
正式發行

N-Channel 60-V (D-S) MOSFET
Electrical Characteristics (T_J=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μA	60			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μA	2		4	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±20V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =60V, V _{GS} =0V			1	μA
R _{DS(ON)}	Drain-Source On-Resistance ^a	V _{GS} =10V, I _D =50A		4.9	6.5	mΩ
V _{SD}	Diode Forward Voltage	I _S =50A, V _{GS} =0V			1.3	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =44V, V _{GS} =10V, I _D =50A		164		nC
Q _{gs}	Gate-Source Charge			40.3		
Q _{gd}	Gate-Drain Charge			51		
C _{iss}	Input Capacitance	V _{DS} =25V, V _{GS} =0V, f=1MHz		8890		pF
C _{oss}	Output Capacitance			363		
C _{rss}	Reverse Transfer Capacitance			324		
t _{d(on)}	Turn-On Delay Time	V _{DS} =28V, R _L =28Ω, V _{GS} =10V, R _G =6.8Ω		59.8		ns
t _r	Turn-On Rise Time			30.2		
t _{d(off)}	Turn-Off Delay Time			149		
t _f	Turn-Off Fall Time			43.4		







Notes: a. Pulse test: pulse width ≤ 300μs, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.







N-Channel 60-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)




N-Channel 60-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)



TO-251 Package Outline



SYMBOL	MILLIMETERS (mm)	
	MIN	MAX
A	2.10	2.50
B	0.40	0.90
b	0.65	1.15
C	0.40	0.60
C1	0.35	0.65
D	5.30	6.25
D1	3.30	4.30
H	10.20	11.45
E	6.30	6.75
E1	4.80	5.50
L	0.95	1.80
P	2.30 BSC	

DCC
正式發行