

N- Channel 100V (D-S) MOSFET

GENERAL DESCRIPTION

The ME25N10F is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance.

FEATURES

- $R_{DS(ON)} \leq 85\text{m}\Omega @ V_{GS}=10\text{V}$
- $R_{DS(ON)} \leq 105\text{m}\Omega @ V_{GS}=5\text{V}$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability



PIN CONFIGURATION

APPLICATIONS

- Power Management in Note book
- DC/DC Converter
- Load Switch
- LCD Display inverter

(TO-220F)

Top View



N-Channel MOSFET

Ordering Information: ME25N10F (Pb-free)

ME25N10F-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_c=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current	I_D	11.7	A
		9.8	
Pulsed Drain Current	I_{DM}	46.9	A
Maximum Power Dissipation	P_D	23.4	W
		16.4	
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 175	°C
Thermal Resistance-Junction to Case*	$R_{\theta JC}$	6.4	°C/W

*The device mounted on 1in² FR4 board with 2 oz copper

DCC

N- Channel 100V (D-S) MOSFET
Electrical Characteristics (T_C =25°C Unless Otherwise Specified)







Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μA	100			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μA	1		3	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±20V			±100	nA
I _{bss}	Zero Gate Voltage Drain Current	V _{DS} =80V, V _{GS} =0V			1	μA
R _{D(on)}	Drain-Source On-State Resistance ^a	V _{GS} =10V, I _D = 12A		70	85	mΩ
		V _{GS} =5V, I _D = 12A		80	105	
V _{SD}	Diode Forward Voltage	I _S =12A, V _{GS} =0V			1.3	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =80V, V _{GS} =10V, I _D =25A		28.6		nC
Q _g	Total Gate Charge	V _{DS} =80V, V _{GS} =5V, I _D =25A		17		
Q _{gs}	Gate-Source Charge			7.1		
Q _{gd}	Gate-Drain Charge			10.1		
C _{iss}	Input capacitance	V _{DS} =15V, V _{GS} =0V, F=1MHz		699		pF
C _{oss}	Output Capacitance			108		
C _{rss}	Reverse Transfer Capacitance			68		
R _g	Gate Resistance	V _{DS} =0V, V _{GS} =0V, f=1MHz		1.5		Ω
t _{d(on)}	Turn-On Delay Time	V _{DS} =50V, R _L =50Ω V _{GEN} =5V, R _G =4.7Ω		19.2		ns
t _r	Turn-On Rise Time			13.6		
t _{d(off)}	Turn-Off Delay Time			35		
t _f	Turn-Off Fall Time			9.2		

Notes: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.





N- Channel 100V (D-S) MOSFET

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)




N- Channel 100V (D-S) MOSFET

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)



TO-220F Package Outline



Symbol	MILLIMETERS(mm)	
	MIN	MAX
A	4.40	5.00
b	0.60	1.00
C	0.30	0.70
D	15.40	16.40
E	6.96	10.46
F	2.30	2.80
e	2.54 TYP	
H1	6.40	7.00
J1	2.45	3.05
L	12.28	13.68
$\emptyset Q$	2.92	3.38
Q1	3.05	3.55