LAPIS
SEMICONDUCTOR

MD56V82160A-xxTA

4-Bank×4,194,304 -Word×16-Bit SYNCHRONOUS DYNAMIC RAM

DESCRIPTION

The MD56V82160A-xxTA is a 4-Bank × 4,194,304-word × 16-bit Synchronous dynamic RAM.
The device operates at 3.3V. The inputs and outputs are LVTTL compatible.

FEATURES

Product Name	MD56V82160A-xxTA xx indicates speed rank.
Organization	4Bank x 4,194,304Word x 16Bit
Address Size	8,192Row x 512Column
Power Supply VCC (Core)	3.3V±0.3V
Power Supply VCCQ (I/O)	3.3V±0.3V
Interface	LVTTL compatible
Operating Frequency	Max. 166MHz (Speed Rank 6)
Operating Temperature	0 to 70°C
Function	Standard SDRAM command interface
/CAS Latency	Mode register CL setting: 2, 3
Burst Length	Mode register BL setting:1, 2, 4, 8, Full page
Burst Type	Mode register BT setting: Sequential, Interleave
Write Mode	Mode register WM setting: Burst, Single
Refresh	Auto-Refresh, 8,192cycle/64ms, Self-Refresh
Package	54 pin 400 mil Plastic TSOP(2) Cu Frame, Halogen-Free, Pb-Free (P-TSOP(2)54-400-0.80-SK6)

PRODUCT FAMILY

VCC	Family	Output Drivability	Max. Frequency	Access Time (Max.)	
				tAC2	tAC3
3.0V to 3.6V	MD56V82160A -6TA	EMRS setting	166MHz	5.4ns	5.4ns
	MD56V82160A -7TA	EMRS setting	143MHz	5.4ns	5.4ns
	MD56V82160A -75TA	EMRS setting	133MHz	5.4ns	5.4ns
	MD56V82160A -10TA	EMRS setting	100MHz	6ns	6ns

PIN CONFIGURATION (TOP VIEW)

Pin (left)	#		#	Pin (right)
VCC	1		54	VSS
DQ0	2		53	DQ15
VCCQ	3		52	VSSQ
DQ1	4		51	DQ14
DQ2	5		50	DQ13
VSSQ	6		49	VCCQ
DQ3	7		48	DQ12
DQ4	8		47	DQ11
VCCQ	9		46	VSSQ
DQ5	10		45	DQ10
DQ6	11		44	DQ9
VSSQ	12		43	VCCQ
DQ7	13		42	DQ8
VCC	14		41	VSS
LDQM	15		40	NC
/WE	16		39	UDQM
/CAS	17		38	CLK
/RAS	18		37	CKE
/CS	19		36	A12
A14(BA0)	20		35	A11
A13(BA1)	21		34	A9
A10	22		33	A8
A0	23		32	A7
A1	24		31	A6
A2	25		30	A5
A3	26		29	A4
VCC	27		28	VSS

54-Pin Plastic TSOP(II)
(K Type)

Pin Name	Function	Pin Name	Function
CLK	System Clock	UDQM, LDQM	Data Input / Output Mask
/CS	Chip Select	DQi	Data Input / Output
CKE	Clock Enable	VCC	Power Supply (3.3V)
A0 to A12	Address	VSS	Ground (0V)
A13,A14 (BA1,BA0)	Bank Select Address	VCCQ	Data Output Power Supply (3.3V)
/RAS	Row Address Strobe	VSSQ	Data Output Ground (0V)
/CAS	Column Address Strobe	NC	No Connection
/WE	Write Enable		

Note : The same power supply voltage must be provided to every VCC pin .

The same power supply voltage must be provided to every VCCQ pin.

The same GND voltage level must be provided to every VSS pin and VSSQ pin.

PIN DESCRIPTION

CLK	Clock (Input) Fetches all inputs at the "H" edge.
CKE	Clock Enable (Input) Masks system clock to deactivate the subsequent CLK operation. If CKE is deactivated, system clock will be masked so that the subsequent CLK operation is deactivated. CKE should be asserted at least one cycle prior to a new command.
/CS	Chip Select (Input) Disables or enables device operation by asserting or deactivating all inputs except CLK, CKE and UDQM, LDQM.
/RAS	Row Address Strobe (Input) Functionality depends on the combination with other signals. For detail, see the function truth table.
/CAS	Column Address Strobe (Input) Functionality depends on the combination with other signals. For detail, see the function truth table.
/WE	Write Enable (Input) Functionality depends on the combination with other signals. For detail, see the function truth table.
A13,A14 (BA1,BA0)	Bank Address (Input) Slects bank to be activated during row address latch time and selects bank for precharge and read/write during column address latch time.
A0 to A12	Row & column multiplexed. (Input) Row address : RA0 – RA12 Column Address : CA0 – CA8
DQ0 to DQ15	3-state Data Bus (Input/Output)
UDQM, LDQM	DQ Mask (Input) Masks the read data of two clocks later when DQM are set "H" at the "H" edge of the clock signal. Masks the write data of the same clock when DQM are set "H" at the "H" edge of the clock signal. UDQM controls DQ15 to DQ8, LDQM controls DQ7 to DQ0.
VCC, VSS	Power Supply (Core), Ground (Core) The same power supply voltage must be provided to every VCC pin. The same GND voltage level must be provided to every VSS pin.
VCCQ, VSSQ	Power Supply (I/O), Ground (I/O) The same power supply voltage must be provided to every VCCQ pin. The same GND voltage level must be provided to every VSSQ pin.
NC	No Connection

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on Input/Output Pin Relative to VSS	VIN, VOUT	−0.5 to 4.6	V
VCC Supply Voltage	VCC	−0.5 to 4.6	V
VCCQ Supply Voltage	VCCQ	−0.5 to 4.6	V
Power Dissipation (Ta=25°C)	PD	1000	mW
Short Circuit Output Current	IOS	50	mA
Storage Temperature	Tstg	−55 to 150	°C
Operating Temperature	Ta	0 to 70	°C

Notes: 1. Permanent device damage may occur if Absolute Maximum Ratings are exceeded.
2. Functional operation should be restricted to recommended operating condition.
3. Exposure to higher than recommended voltage for extended periods of time could affect device reliability.
4. The voltages are referenced to VSS.

Recommended Operating Conditions (1/2)

Ta= 0 to 70°C

Parameter	Symbol	Min.	Typ.	Max.	Unit	Note
Power Supply Voltage (Core)	VCC	3.0	3.3	3.6	V	1,2
Power Supply Voltage (I/O)	VCCQ	3.0	3.3	3.6	V	1,2
Ground	VSS, VSSQ	0	0	0	V	

Notes: 1. The voltages are referenced to VSS.
2. The power supply voltages should input stable voltage. The power supply voltages should not input oscillated voltage. If voltages are oscillating, please insert capacitor near the power supply pins and stop oscillation of voltage.

Recommended Operating Conditions (2/2)

Ta= 0 to 70°C

Parameter	Symbol	Min.	Max.	Unit	Note
Input High Voltage	VIH	2.0	VCC + 0.3	V	1, 2
Input Low Voltage	VIL	−0.3	0.8	V	1, 3

Notes: 1. The voltages are referenced to VSS.
2. The input voltage is VCC + 0.5V when the pulse width is less than 20ns (the pulse width is with respect to the point at which VCC is applied).
3. The input voltage is − 0.5V when the pulse width is less than 20ns (the pulse width respect to the point at which VSS and VSSQ are applied).

Pin Capacitance

Ta = 25°C, VCC＝VCCQ＝3.3V, f＝1MHz

Parameter	Symbol	Min.	Max.	Unit
Input Capacitance (CLK)	CCLK	―	4	pF
Input Capacitance (A0 to A14, /RAS, /CAS, /WE, /CS, CKE, UDQM, LDQM)	CIN	―	5	pF
Input/Output Capacitance (DQ0 to DQ15)	COUT	―	6.5	pF

DC Characteristics (Input/Output)

Ta= 0 to 70°C
VCC = VCCQ = 3.3V±0.3V

Parameter	Symbol	Condition	Min.	Max.	Unit
Output High Voltage	VOH	IOH = −2mA	2.4	―	V
Output Low Voltage	VOL	IOL = 2mA	―	0.4	V
Input Leakage Current	ILI	0V≤ VIN≤ VCCQ	−10	10	µA
Output Leakage Current	ILO	―	−10	10	µA

Note : The voltages are referenced to VSS.

DC Characteristics (Power Supply Current)

Ta= 0 to 70°C
VCC = VCCQ = 3.3V±0.3V

Parameter	Symbol	Condition			MD56V82160A-xxTA				Unit	Note
		Bank	CKE	Others	-6	-7	-75	-10		
					Max	Max.	Max.	Max		
Average Power Supply Current (Operating)	ICC1	One Bank Active	$CKE \geq V_{IH}$	t_{CC} = Min. t_{RC} = Min. No Burst	150	140	130	110	mA	1, 2
Power Supply Current (Standby)	ICC2	All Banks Precharge	$CKE \geq V_{IH}$	t_{CC} = Min.	40	40	40	40	mA	3
Average Power Supply Current (Clock Suspension)	ICC3S	All Banks Active	$CKE \leq V_{IL}$	t_{CC} = Min.	35	35	35	35	mA	2
Average Power Supply Current (Active Standby)	ICC3	One Bank Active	$CKE \geq V_{IH}$	t_{CC} = Min.	65	60	55	55	mA	3
Power Supply Current (Burst)	ICC4	All Banks Active	$CKE \geq V_{IH}$	t_{CC} = Min.	165	160	150	130	mA	1, 2
Power Supply Current (Auto-Refresh)	ICC5	All Bank Active	$CKE \geq V_{IH}$	t_{CC} = Min. t_{RC} = Min.	200	180	160	140	mA	2
Average Power Supply Current (Self-Refresh)	ICC6	All Banks Precharge	$CKE \leq V_{IL}$	t_{CC} = Min.	4	4	4	4	mA	
Average Power Supply Current (Power Down)	ICC7	All Banks Precharge	$CKE \leq V_{IL}$	t_{CC} = Min.	3	3	3	3	mA	

Notes: 1. Measured with outputs open.
2. The address and data can be changed once or left unchanged during one cycle.
3. The address and data can be changed once or left unchanged during two cycles.

AC Characteristics (1/2)

Ta= 0 to 70°C
VCC = VCCQ = 3.3V±0.3V
Note1,2

Parameter		Symbol	MD56V82160A-xxTA								Unit	Note
			-6		-7		-75		-10			
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Clock Cycle Time	CL=3	t_{CC3}	6	—	7	—	7.5	—	10		ns	
	CL=2	t_{CC2}	10	—	10	—	10	—	10		ns	
Access Time from Clock	CL=3	t_{AC3}	—	5.4	—	5.4	—	5.4	—	6	ns	3,4
	CL=2	t_{AC2}	—	5.4	—	5.4	—	5.4	—	6	ns	3,4
Clock High Pulse Time		t_{CH}	2	—	2	—	2.5	—	3	—	ns	4
Clock Low Pulse Time		t_{CL}	2	—	2	—	2.5	—	3	—	ns	4
Input Setup Time		t_{SI}	1.5	—	1.5	—	1.5	—	2	—	ns	
Input Hold Time		t_{HI}	0.8	—	0.8	—	0.8	—	1	—	ns	
Output Low Impedance Time from Clock		t_{OLZ}	1	—	1	—	1	—	2	—	ns	
Output High Impedance Time from Clock		t_{OHZ}	—	5.4	—	5.4	—	5.4	—	6	ns	
Output Hold from Clock		t_{OH}	2	—	2	—	2.5	—	2.5	—	ns	3
Random Read or Write Cycle Time		t_{RC}	60	—	60	—	65	—	70	—	ns	
RAS Precharge Time		t_{RP}	18	—	18	—	18	—	20	—	ns	
RAS Pulse Width		t_{RAS}	42	10^5	42	10^5	45	10^5	50	10^5	ns	
/RAS to /CAS Delay Time		t_{RCD}	18	—	18	—	18	—	20	—	ns	
Write Recovery Time		t_{WR}	2	—	2	—	2	—	2	—	Cycle	6
			12	—	14	—	15	—	20	—	ns	
/RAS to /RAS Bank Active Delay Time		t_{RRD}	12	—	12	—	15	—	20	—	ns	
Refresh Time		t_{REF}	—	64	—	64	—	64	—	64	ms	5
Power-down Exit setup Time		t_{PDE}	t_{SI}+1CLK	—	t_{SI}+1CLK	—	t_{SI}+1 CLK	—	t_{SI}+1 CLK	—	ns	
Refresh cycle Time		t_{RCA}	60	—	60	—	65	—	70	—	ns	

AC Characteristics (2/2)

Ta= 0 to 70°C
VCC = VCCQ = 3.3V±0.3V
Note1,2

Parameter	Symbol	MD56V82160A-xxTA				Unit	Note
		-6	-7	-75	-10		
/CAS to /CAS Delay Time (Min.)	t_{CCD}	1	1	1	1	Cycle	
Clock Disable Time from CKE	t_{CKE}	1	1	1	1	Cycle	
Data Output High Impedance Time from UDQM, LDQM	t_{DOZ}	2	2	2	2	Cycle	
Dada Input Mask Time from UDQM, LDQM	t_{DOD}	0	0	0	0	Cycle	
Data Input Mask Time from Write Command	t_{DWD}	0	0	0	0	Cycle	
Data Output High Impedance Time from Precharge Command	t_{ROH}	CL	CL	CL	CL	Cycle	
Active Command Input Time from Mode Register Set Command Input (Min.)	t_{MRD}	2	2	2	2	Cycle	
Write Command Input Time from Output	t_{OWD}	2	2	2	2	Cycle	

Notes: 1. AC measurements assume that tT = 1ns,.
2. Test condition

Parameter	Test Condition		Unit
Input voltage for AC measurement	2.4	0.4	V
Transition Time for AC measurement	tT＝1		ns
Reference level for timing of input signal (tT≤1ns)	1.4		V
Reference level for timing of input signal (tT>1ns)	VIH Min.	VIL Max.	V
Reference level for timing of output signal	1.4		V

3. Output load.

4. If tT is longer than 1ns, then the reference level for timing of input signals is VIH and VIL.
5. It is necessary to operate auto-refresh 8,192 cycles within tREF.
6. t_{WR} can be used at one cycle when the clock cycle (t_{CC}) is more than t_{CC}Min. x two cycles.

POWER ON AND INITIALIZE

Be sure to do the following initialization sequence to initialize the inside of the memory after the power supply was turned on and to set up the mode.

Power on Sequence

(1) Turn on the power after you make input a state of NOP, and input a system clock.

(2) Take a pose of 200μs and more with making input a state of NOP after VCC and VCCQ reach it in the regular condition.

(3) Issue the row precharge all bank command (PALL), and secure the row precharge time (tRP).

(4) Issue the standard Mode Register Set command (MRS), and secure the mode register set command delay time (tMRD).

(5). Issue the Extended Mode Register set command (EMRS), and secure the mode register set command delay time (tMRD).

(6) Issue 2 or more auto-refresh commands (REF), and Secure the refresh cycle time (tRCA).

Note:

      1. (4), (5) or (6): in no special order.

      2. (5) can be omitted. When it is omitted, it becomes default settings.

      3. Carry out an initialization sequence after each input terminal reaches a regulation voltage when other input terminals were the undefined setup input (High-Z) at the CKE= "H" time. And, the undefined setup input period of the CKE= "H" time can't hold data. It becomes more effective than writing data after the initialization sequence.

Mode Register Set Command (MRS)

The mode register stores the data for controlling the various operating modes. It programs the /CAS latency, burst type, burst length and write mode. The default value of the mode register is not defined, therefore the mode register must be written after power up to operate the SDRAM. The mode register is written by mode register set command MRS. The state of address pins A0 to A12 and BA1(A13), BA0(A14) in the same cycle as MRS is the data written in the mode register. Refer to the table for specific codes for various /CAS latencies, burst type, burst length and write mode.

MRS

| CLK	⌐ n-1	⌐ n
CKE	H	X
/CS	X (Idle)	L
/RAS		L
/CAS		L
/WE		L
BA1(A13)	X	0
BA0(A14)	X	0
A0 to A12	X	V

V: The value of mode register set

Extended Mode Register Set Command (EMRS)

MD56V82160A-xxTA sets up output drivability by the extended mode register.

The EMRS register input control is same as MRS settings except for inputting 1 to A14.

If an extended mode register isn't set up, output drivability is full power as default settings.

EMRS

CLK	⌐ n-1	⌐ n
CKE	H	X
/CS	X (Idle)	L
/RAS		L
/CAS		L
/WE		L
BA1(A13)	X	0
BA0(A14)	X	1
A0 to A12	X	V

V: The value of extended mode register set

Mode Register Field Table To Program Mode

Write Burst Mode		/CAS Latency				Burst Type		Burst Length				
A9	WM	A6	A5	A4	CL	A3	BT	A2	A1	A0	BT = 0	BT = 1
0	Burst	0	0	0	Reserved	0	Sequential	0	0	0	1	1
1	Single	0	0	1	Reserved	1	Interleave	0	0	1	2	2
		0	1	0	2			0	1	0	4	4
		0	1	1	3			0	1	1	8	8
		1	0	0	Reserved			1	0	0	Reserved	Reserved
		1	0	1	Reserved			1	0	1	Reserved	Reserved
		1	1	0	Reserved			1	1	0	Reserved	Reserved
		1	1	1	Reserved			1	1	1	Full Page	Reserved

Notes: 1. Objects are all family products.
2. A13 and A14 should stay "0" during mode set cycle.
3. A7, A8, A10,A11 and A12 should stay "0" during mode set cycle.
4. Don't set address keys of "Reserved".

Extended Mode Register Set Address Keys

Output Driver Strength		
A6	A5	DS
0	0	Full (Default)
0	1	1/2
1	0	1/8
1	1	1/4

Notes: 1. A13 should stay "0" and A14 should stay "1" during mode set cycle.
2. A0 to A4, A7to A12 should stay "0" during mode set cycle.
3. Don't set address keys of "Reserved".
4. If don't set EMRS, DS is set to default (Full).

● Output Driver Characteristics (1/2)

Output Driver Strength=1/8

Output Driver Strength=1/4

● Output Driver Characteristics (2/2)

Output Driver Strength=1/2

Output Driver Strength= Full (Default)

Burst Mode

Burst operation is the operation to continuously increase a column address inputted during read or write command. The upper bits select a column address block,

				Access order in column address block	
		Start Address (Lower bit)		Burst Type	
				BT=Sequential	BT=Interleave
Burst Length	BL=2		A0		
			0	0, 1	0, 1
			1	1, 0	1, 0
	BL=4	A1	A0		
		0	0	0, 1, 2, 3	0, 1, 2, 3
		0	1	1, 2, 3, 0	1, 0, 3, 2
		1	0	2, 3, 0, 1	2, 3, 0, 1
		1	1	3, 0, 1, 2	3, 2, 1, 0
	BL=8	A2 A1	A0		
		0 0	0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
		0 0	1	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
		0 1	0	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
		0 1	1	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
		1 0	0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
		1 0	1	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
		1 1	0	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
		1 1	1	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0
	BL=Full Page (512)	A8~A0			
		0		0, 1… 511	Non Support
		Yn		Yn, Yn+1… 511, 0… …Yn-1	

READ / WRITE OPERATION

Bank

This SDRAM is organized as four independent banks of 1,048,576 words x 16 bits memory arrays. The A13(BA1) and A14(BA0) input is latched at the time of assertion of /RAS and /CAS to select the bank to be used for operation. The bank address A13 and A14 are latched at bank active, read, write, mode register set and precharge operations.

Bank Address

A13(BA1)	A14(BA0)	Bank
0	0	A
0	1	B
1	0	C
1	1	D

Activate

The bank activate command is used to select a random row in an idle bank. By asserting low on /RAS and /CS with desired row and bank address, a row access is initiated. The read or write operation can occur after a time delay of tRCD(min) from the time of bank activation.

ACT

CLK	n-1	n
CKE	H	X
/CS		L
/RAS	X	L
/CAS	(Idle)	H
/WE		H
A13(BA1), A14(BA0)	X	BA
A0 to A12	X	RA

BA: Bank Address
RA: Row Address (Page)

Precharge

The precharge operation is performed on an active bank by precharge command (PRE) with valid A13 and A14 of the bank to be precharged. The precharge command can be asserted anytime after tRAS(min) is satisfied from the bank active command in the desired bank. All bank can precharged at the same time by using precharge all command (PALL). Asserting low on /CS, /RAS and /WE with high on A10 after all banks have satisfied tRAS(min) requirement, performs precharge on al banks. At the end of tRP after performing precharge to all banks, all banks are in idle state.

PRE

CLK	n-1	n
CKE	H	X
/CS		L
/RAS	X	L
/CAS	(Page Open)	H
/WE		L
A13(BA1), A14(BA0)	X	BA
A10	X	0
A0 to A9, A11,A12	X	X

BA: Bank Address

PALL

CLK	n-1	n
CKE	H	X
/CS		L
/RAS	X	L
/CAS	(Page Open)	H
/WE		L
A13(BA1), A14(BA0)	X	X
A10	X	1
A0 to A9, A11,A12	X	X

Write / Write with Auto-Precharge

The write command is used to write data into the SDRAM on consecutive clock cycles in adjacent address depending on burst length and burst sequence. By asserting low on /CS, /CAS and /WE with valid column address, a write burst is initiated. The data inputs are provided for the initial address in the same clock cycle as the burst write command. The input buffer is deselected at the end of the burst length, even through the internal writing can be completed yet. The writing can be completed by issuing a burst read and DQM for blocking data inputs or burst write in the same or another active bank. The burst stop command is valid at every burst length.

WRT

CLK	⤒ n-1	⤒ n
CKE	H	**X**
/CS	X (Page Open)	L
/RAS		H
/CAS		L
/WE		L
A13(BA1), A14(BA0)	X	**BA**
A10	X	**0**
A9 to A12	X	**X**
A0 to A8	X	**CA**
DQ	X	**D-in**

BA: Bank Address
CA: Column Address
D-in: Data inputs

WRTA

CLK	⤒ n-1	⤒ n
CKE	H	**X**
/CS	X (Page Open)	L
/RAS		H
/CAS		L
/WE		L
A13(BA1), A14(BA0)	X	**BA**
A10	X	**1**
A9 to A12	X	**X**
A0 to A8	X	**CA**
DQ	X	**D-in**

BA: Bank Address
CA: Column Address
D-in: Data inputs

Write Cycle

Read / Read with Auto-Precharge

The read command is used to access burst of data on consecutive clock cycles from an active row in an active bank. The read command is issued by asserting low on /CS and /CAS with /WE being high on the positive edge of the clock. The bank must be active for at least tRCD(min) before the read command is issued. The first output appears in /CAS latency number of clock cycles after the issue of read command. The burst length, burst sequence and latency from the read command are determined by the mode register that is already programmed.

RD

CLK	n-1	n
CKE	H	X
/CS		L
/RAS	X (Page Open)	H
/CAS		L
/WE		H
A13(BA1), A14(BA0)	X	BA
A10	X	0
A9 to A12	X	X
A0 to A8	X	CA
DQ	X	X

BA: Bank Address
CA: Column Address

RDA

CLK	n-1	n
CKE	H	X
/CS		L
/RAS	X (Page Open)	H
/CAS		L
/WE		H
A13(BA1), A14(BA0)	X	BA
A10	X	1
A9 to A12	X	X
A0 to A8	X	CA
DQ	X	X

BA: Bank Address
CA: Column Address

Read Cycle

Write / Write interrupt

When a new write command is issued to same bank during write cycle or another active bank, current burst write is terminated and new burst write start. When a new write command is issued to another bank during a write with auto-precharge cycle, current burst is terminated and a new write command start. Then, current bank is precharged after specified time. Don't issue a new write command to same bank during write with auto-precharge cycle.

Write / Write interrupt cycle

Read / Read interrupt

When a new read command is issued to same bank during read cycle or another active bank, current burst read is terminated after the cycle same as /CAS latency and new burst read start. When a new read command is issued to another bank during a read with auto-precharge cycle, current burst is terminated after the cycle same as /CAS latency and a new read command start. Then, current bank is precharged after specified time. Don't issue a new read command to same bank during read with auto-precharge cycle.

Read / Read interrupt cycle

Write / Read interrupt

When a new read command is issued to same bank during write cycle or another active bank, current burst write is terminated and new burst read start. When a new read command is issued to another bank during a write with auto-precharge cycle, current burst is terminated and a new read command start. Then, current bank is precharged after specified time. Don't issue a new read command to same bank during write with auto-precharge cycle. DQ must be hi-Z till 1 or more clock from first read data.

Write / Read interrupt cycle

Read / Write interrupt

When a new write command is issued to same bank during read cycle or another active bank, current burst read is terminated and new burst write start. When a new write command is issued to another bank during a read with auto-precharge cycle, current burst is terminated and a new write command start. Then, current bank is precharged after specified time. Don't issue a new write command to same bank during read with auto-precharge cycle. DQ must be Hi-Z till 1 or more clock from new write command. Therefore, DQM must be high till 3 clocks from new write command.

Read / Write interrupt cycle

Burst Stop

When a burst stop command is issued during read cycle, current burst read is terminated. The DQ is to Hi-Z after the cycle same as /CAS latency and page keep open. When a burst stop command is issued during write cycle, current burst write is terminated. The input data is ignored after burst stop command. Don't issue burst stop command during read with auto-precharge cycle or write with auto-precharge cycle.

BST

| CLK	↑ n-1	↑ n
CKE	H	X
/CS		L
/RAS	X	H
/CAS	(Burst)	H
/WE		L
A13(BA1), A14(BA0)	X	X
A0 to A12	X	X

Read / Burst Stop cycle


Write / Burst Stop cycle

Precharge Break

When a precharge command is issued to the same bank during read cycle or precharge all command is issued, current burst read is terminated and DQ is to Hi-Z after the cycle same as /CAS latency. The objected bank is precharged. When a precharge command is issued to the same bank during write cycle or precharge all command is issued, current burst write is terminated and the objected bank is precharged. The input data after precharge command is ignored.

Read / Precharge Break cycle



Write / Precharge Break cycle

DQM Function

DQM masks input / output data at every byte. UDQM controls DQ8 to DQ15 and LDQM controls DQ0 to DQ7.
During read cycle, DQM mask output data after 2 clocks. During write cycle, DQM mask input data at same clock.

Read / DQM Function

Write / DQM Function

Clock Suspend

The read / write operation can be stopped by CKE temporarily. When CKE is set low, the next clock is ignored. When CKE is set low during read cycle, the burst read is stopped temporarily and the current output data is kept. When CKE is set high, burst read is resumed. When CKE is set low during write cycle, the burst write is stopped temporarily. When CKE is set high, burst write is resumed.

Read / Clock Suspend

Write / Clock Suspend

REFRESH

The data of memory cells are maintained by refresh operation. The refresh operation is to activate all row addresses within a refresh time. The method that row addresses are activated by activate and precharge command is called RAS only refresh cycle. This method needs to input row address with activate command. But, auto-refresh and self refresh don't need to input address. Because, row addresses are generated in SDRAM automatically.

Auto Refresh

All memory area is refreshed by 8,192 times refresh command REF. The refresh command REF can be entered only when all the banks are in an idle state. SDRAM is in idle state after refresh cycle time tRCA.

REF

CLK	⌐_ n-1	⌐_ n
CKE	H	H
/CS		L
/RAS	X	L
/CAS	(Idle)	L
/WE		H
A13(BA1), A14(BA0)	X	X
A0 to A12	X	X

Auto-Refresh Cycle

Intensive Refresh

8,192 times refresh command can be entered every refresh time t_{REF}.

Dispersed Refresh

Refresh command can be entered every7.8μs (tREF 64ms / 8,192 cycles).

Self Refresh

When read or write is not operated in the long period, self refresh can reduce power consumption for refresh operation. Refresh operation is controlled automatically by refresh timer and row address counter during self refresh mode. All signals except CKE are ignored and data bus DQ is set Hi-Z during self refresh mode.

When CKE is set to high level, self refresh mode is finished. Then, CLK must be operated before 1 clock or more. And, maintain NOP condition within a period of tRCA(Min.) after CKE is set to be high level.

SREF

CLK	↑ n-1	↑ n
CKE	H	L
/CS		L
/RAS	X	L
/CAS	(Idle)	L
/WE		H
A13(BA1), A14(BA0)	X	X
A0 to A12	X	X

Self Refresh Cycle

Notes : 1. When intensive refresh is used, 8,192 times refresh must be issued before and after the self refresh.

Power Down

SDRAM can be set to low power consumption condition with CKE function. CKE is reflected at 2 clocks later regardless /CAS latency. When CKE is set to low level, SDRAM go into power down mode. All signals except CKE are ignored and DQ is set to High impedance in this state. When CKE is set to high level, SDRAM exit power down mode. Then, Clock must be resumed before 2 or more clocks.

Power Down

Signal Condition in Power Down Mode

Signal	Input to SDRAM	Output from SDRAM
CLK	Don't Care	—
CKE	"L" level	—
/CS,/RAS, /CAS, /WE	Don't Care	—
A0 to A12, A13(BA1), A14(BA0)	Don't Care	—
DQ0 to DQ15	Don't Care	High-Z
UDQM,LDQM	Don't Care	—
VCC,VCCQ,VSS,VSSQ	Power Supply	—

Notes : 1. "Don't Care" means high or low level input.

FUNCTION TRUTH TABLE (Table 1) (1/3)

Current State [1]	/CS	/RAS	/CAS	/WE	ADDR	Command	Action
Idle	H	X	X	X	X	NOP	NOP
	L	H	H	X	X	NOP/BST	NOP
	L	H	L	H	BA, CA, A10	RD/RDA	ILLEGAL [2]
	L	H	L	L	BA, CA, A10	WRT/WRTA	ILLEGAL [2]
	L	L	H	H	BA, RA	ACT	Row Active
	L	L	H	L	BA, A10	PRE/PALL	NOP [3]
	L	L	L	H	X	REF	Auto-Refresh or Self-Refresh [4]
	L	L	L	L	V, A13=0, A14=0	MRS	Mode Register Set [4]
	L	L	L	L	V, A13=0, A14=1	EMRS	Extended Mode Register Set [4]
Row Active	H	X	X	X	X	NOP	NOP
	L	H	H	X	X	NOP/BST	NOP
	L	H	L	H	BA, CA, A10	RD/RDA	Read
	L	H	L	L	BA, CA, A10	WRT/WRTA	Write
	L	L	H	H	BA, RA	ACT	ILLEGAL [6]
	L	L	H	L	BA, A10	PRE/PALL	Precharge
	L	L	L	H	X	REF	ILLEGAL
	L	L	L	L	X	MRS/EMRS	ILLEGAL
Read	H	X	X	X	X	NOP	Continue Row Active after Burst ends
	L	H	H	H	X	NOP	Continue Row Active after Burst ends
	L	H	H	L	X	BST	Term Burst --> Row Active
	L	H	L	H	BA, CA, A10	RD/RDA	Term Burst, start new Burst Read
	L	H	L	L	BA, CA, A10	WRT/WRTA	Term Burst, start new Burst Write
	L	L	H	H	BA, RA	ACT	ILLEGAL [6]
	L	L	H	L	BA, A10	PRE/PALL	Term Burst, execute Row Precharge
	L	L	L	H	X	REF	ILLEGAL
	L	L	L	L	X	MRS/EMRS	ILLEGAL
Write	H	X	X	X	X	X	Continue Row Active after Burst ends
	L	H	H	H	X	X	Continue Row Active after Burst ends
	L	H	H	L	X	X	Term Burst --> Row Active
	L	H	L	H	BA, CA, A10	CA, A10	Term Burst, start new Burst Read
	L	H	L	L	BA, CA, A10	CA, A10	Term Burst, start new Burst Write
	L	L	H	H	BA, RA	RA	ILLEGAL [6]
	L	L	H	L	BA, A10	A10	Term Burst, execute Row Precharge
	L	L	L	H	X	REF	ILLEGAL
	L	L	L	L	X	MRS/EMRS	ILLEGAL

FUNCTION TRUTH TABLE (Table 1) (2/3)

Current State [1]	/CS	/RAS	/CAS	/WE	ADDR	Command	Action
Read with Auto Precharge	H	X	X	X	X	NOP	Continue Burst to End and enter Row Precharge
	L	H	H	H	X	NOP	Continue Burst to End and enter Row Precharge
	L	H	H	L	X	BST	ILLEGAL
	L	H	L	H	BA, CA, A10	RD/RDA	ILLEGAL [7]
	L	H	L	L	BA, CA, A10	WRT/WRTA	ILLEGAL [7]
	L	L	H	H	BA, RA	ACT	ILLEGAL [6]
	L	L	H	L	BA, A10	PRE/PALL	ILLEGAL [8]
	L	L	L	H	X	REF	ILLEGAL
	L	L	L	L	X	MRS/EMRS	ILLEGAL
Write with Auto Precharge	H	X	X	X	X	NOP	Continue Burst to End and enter Row Precharge
	L	H	H	H	X	NOP	Continue Burst to End and enter Row Precharge
	L	H	H	L	X	BST	ILLEGAL
	L	H	L	H	BA, CA, A10	RD/RDA	ILLEGAL [7]
	L	H	L	L	BA, CA, A10	WRT/WRTA	ILLEGAL [7]
	L	L	H	H	BA, RA	ACT	ILLEGAL [6]
	L	L	H	L	BA, A10	PRE/PALL	ILLEGAL [8]
	L	L	L	H	X	REF	ILLEGAL
	L	L	L	L	X	MRS/EMRS	ILLEGAL
Precharge	H	X	X	X	X	NOP	Idle after t_{RP}
	L	H	H	H	X	NOP	Idle after t_{RP}
	L	H	H	L	X	BST	ILLEGAL
	L	H	L	H	BA, CA, A10	RD/RDA	ILLEGAL [2]
	L	H	L	L	BA, CA, A10	WRT/WRTA	ILLEGAL [2]
	L	L	H	H	BA, RA	ACT	ILLEGAL [6]
	L	L	H	L	BA, A10	PRE/PALL	ILLEGAL [3]
	L	L	L	H	X	REF	ILLEGAL
	L	L	L	L	X	MRS/EMRS	ILLEGAL
Write Recovery [9]	H	X	X	X	X	NOP	Row Active after t_{WR}
	L	H	H	H	X	NOP	Row Active after t_{WR}
	L	H	H	L	X	BST	ILLEGAL
	L	H	L	H	BA, CA, A10	RD/RDA	ILLEGAL [2]
	L	H	L	L	BA, CA, A10	WRT/WRTA	ILLEGAL [2]
	L	L	H	H	BA, RA	ACT	ILLEGAL [6]
	L	L	H	L	BA, A10	PRE/PALL	ILLEGAL [8]
	L	L	L	H	X	REF	ILLEGAL
	L	L	L	L	X	MRS/EMRS	ILLEGAL

FUNCTION TRUTH TABLE (Table 1) (3/3)

Current State [1]	/CS	/RAS	/CAS	/WE	ADDR	Command	Action
Write Recovery in Auto Precharge [9]	H	X	X	X	X	NOP	enter Row Precharge after t_{WR}
	L	H	H	H	X	NOP	enter Row Precharge after t_{WR}
	L	H	H	L	X	BST	ILLEGAL
	L	H	L	H	BA, CA, A10	RD/RDA	ILLEGAL [7]
	L	H	L	L	BA, CA, A10	WRT/WRTA	ILLEGAL [7]
	L	L	H	H	BA, RA	ACT	ILLEGAL [6]
	L	L	H	L	BA, A10	PRE/PALL	ILLEGAL [8]
	L	L	L	H	X	REF	ILLEGAL
	L	L	L	L	X	MRS/EMRS	ILLEGAL
Auto Refresh	H	X	X	X	X	NOP	Idle after t_{RCA}
	L	H	H	H	X	NOP	Idle after t_{RCA}
	L	H	H	L	X	BST	ILLEGAL
	L	H	L	H	BA, CA, A10	RD/RDA	ILLEGAL
	L	H	L	L	BA, CA, A10	WRT/WRTA	ILLEGAL
	L	L	H	H	BA, RA	ACT	ILLEGAL
	L	L	H	L	BA, A10	PRE/PALL	ILLEGAL
	L	L	L	H	X	REF	ILLEGAL
	L	L	L	L	X	MRS/EMRS	ILLEGAL
Mode Register Access	H	X	X	X	X	NOP	Idle after tMRD
	L	H	H	H	X	NOP	Idle after tMRD
	L	H	H	L	X	BST	ILLEGAL
	L	H	L	H	BA, CA, A10	RD/RDA	ILLEGAL
	L	H	L	L	BA, CA, A10	WRT/WRTA	ILLEGAL
	L	L	H	H	BA, RA	ACT	ILLEGAL
	L	L	H	L	BA, A10	PRE/PALL	ILLEGAL
	L	L	L	H	X	REF	ILLEGAL
	L	L	L	L	X	MRS/EMRS	ILLEGAL

ABBREVIATIONS

ADDR = Address   RA = Row Address   BA = Bank Address   CA = Column Address
NOP = No OPeration command   V = Value of Mode Register Set

∗Notes :1. All inputs are enabled when CKE is set high for at least 1 cycle prior to the inputs.
    2. RD/RDA or WRT/WRTA command to same bank is forbidden. But RD/RDA or WRT/WRTA command to activated page in another bank is valid.
    3. PRE command to another activated bank is valid. PALL command is valid to only activated bank.
    4. Illegal if any bank is not idle.
    5. RD/RDA or WRT/WRTA command to activated bank is valid after tRCD(min.) from ACT command.
    6. Activate command to the same bank is forbidden. But activate command to another bank in idle state is valid.
    7. RD/RDA or WRT/WRTA command to same bank is forbidden. But RD/RDA or WRT/WRTA command to activated page in another bank is valid.
    8. PRE to same bank is forbidden. PRE to another bank must be issued after tRAS(min.). PALL command is forbidden.
    9. Write recovery states means a period from last data to the time that tWR(min.) passed.

FUNCTION TRUTH TABLE for CKE (Table 2)

Current State n-1	CKE n-1	CKE n	/CS n	/RAS n	/CAS n	/WE n	ADDR n	Action
All Banks Idle (ABI)	H	H	X	X	X	X	X	Refer to Table 1
	H	L	H	X	X	X	X	Enter Power Down
	H	L	L	H	H	H	X	Enter Power Down
	H	L	L	H	H	L	X	ILLEGAL
	H	L	L	H	L	X	X	ILLEGAL
	H	L	L	L	H	H	BA, RA	Enter Active Power Down after Activate
	H	L	L	L	H	L	X	ILLEGAL
	H	L	L	L	L	H	X	Enter Self Refresh [2]
	H	L	L	L	L	L	BA, V	Enter Power Down after MRS
	L	X	X	X	X	X	X	INVALID
Self Refresh	H	X	X	X	X	X	X	INVALID
	L	H	H	X	X	X	X	Exit Self Refresh --> ABI [3]
	L	H	L	H	H	H	X	Exit Self Refresh --> ABI [3]
	L	H	L	H	H	L	X	ILLEGAL
	L	H	L	H	L	X	X	ILLEGAL
	L	H	L	L	X	X	X	ILLEGAL
	L	L	X	X	X	X	X	NOP (Maintain Self Refresh)
Power Down	H	X	X	X	X	X	X	INVALID
	L	H	X	X	X	X	X	Exit Power Down --> ABI [4]
	L	L	X	X	X	X	X	NOP (Continue Power Down)
Active Power Down	H	X	X	X	X	X	X	INVALID
	L	H	X	X	X	X	X	Exit Active Power Down --> Row Active [4]
	L	L	X	X	X	X	X	NOP (Continue Active Power Down)
Row Active	H	H	X	X	X	X	X	Refer to Table 1
	H	L	H	X	X	X	X	Enter Active Power Down
	H	L	L	H	H	H	X	Enter Active Power Down
	H	L	L	H	H	L	X	ILLEGAL
	H	L	L	H	L	X	X	Clock Suspension (Refer to Table 1)
	H	L	L	L	H	X	X	Clock Suspension (Refer to Table 1)
	H	L	L	L	L	X	X	ILLEGAL
	L	X	X	X	X	X	X	INVALID
Any State Other than Listed Above	H	H	X	X	X	X	X	Refer to Table 1
	H	L	X	X	X	X	X	Begin Clock Suspend Next Cycle
	L	H	X	X	X	X	X	Enable Clock of Next Cycle
	L	L	X	X	X	X	X	Continue Clock Suspension

ABBREVIATIONS
ADDR = Address   RA = Row Address   BA = Bank Address   NOP = No OPeration command
V = Value of Mode Register Set   ABI = All Banks Idle

*Notes : 1. Deep Power Down can be entered only when all the banks are in an idle state.
        2. Self Refresh can be entered only when all the banks are in an idle state.
   3. tRCA must be set after exit self refresh.
        4. New command is enabled in the next clock.

SIMPLIFIED STATE DIAGRAM

TIMING CHART

Synchronous Characteristics

<u>Transition Time $t_T \leq 1ns$</u>　　　　　　　　<u>Transition Time $t_T > 1ns$</u>

Note : The object of input are CKE, A0 to A14, /CS, /RAS, /CAS, /WE, UDQM to LDQM and DQ0 to DQ15 (input).

Power on Sequence

Notes : 1. It is advisable that UDQM and LDQM are set to high for set DQ to high impedance during power on sequence.

Initialization

Notes : 1. V = Value of mode register, Rx = Row Address, Bx = Bank Address
        [gray box] = NOP command or High or Low
       2. It is advisable that UDQM to LDQM are set to be high level for setting DQ to high impedance during
   power on sequence.

Mode Register Set cycle

Notes : 1. V = Value of mode register, Rx = Row Address, Bx = Bank Address
        [gray box] = NOP command or High or Low

Burst Write Cycle (BL=4, WM=Burst)

Notes : 1. Rx = Row Address, Cx = Column Address, Bx = Bank Address
□ = NOP command or High or Low level, CKE = High level

Burst Read Cycle (BL=4)

Notes : 1. Rx = Row Address, Cx = Column Address, Bx = Bank Address
□ = NOP command or High or Low level, CKE = High level

Bank Interleave ● Write with Auto Precharge Cycle (CL=2, BL=4, WM=Burst)


Notes : 1. RXx = Row Address, CXx = Column Address, X = Bank, x = Address
         ☐ = NOP command or High or Low level, CKE = High level

Bank Interleave ● Read with Auto Precharge Cycle (CL=2, BL=4)

Notes : 1. RXx = Row Address, CXx = Column Address, X = Bank, x = Address
         ☐ = NOP command or High or Low level, CKE = High level

Burst Read ● Single Write Cycle (CL=2, BL=4,WM=Single)

Notes : 1.RXx = Row Address, CXx = Column Address, X = Bank, x = Address
         ▨ = NOP command or High or Low level, CKE = High level, ⌐⌐ = Invalid Data Input

Random Column ● Read / Write Cycle (CL=3, BL=2, 4, 8, Full Page)


Notes : 1. RXx = Row Address, CXx = Column Address, X = Bank, x = Address
         ▨ = NOP command or High or Low level, CKE = High level, ⌐⌐ = Invalid Data Input

LAPIS
SEMICONDUCTOR

Burst Stop ● Read / Write Cycle (BL=Full Page, WM=Burst)

CLK

Command (/CS, /RAS, /CAS, /WE)   RD   BST   WRT   BST   PRE

Address   Ca   Cb

A10

A13(BA1), A14(BA0)   Ba   Ba   Ba

UDQM, LDQM (CL=2) t_{AC2} t_{OWD} t_{WR}

DQ0 to 15 (CL=2) t_{OLZ} t_{OH} t_{OHZ} t_{SI} t_{HI} Qa0 Qa1   Qan-1 Qan   Db0 Db1   Dbn-1 Dbn

UDQM, LDQM (CL=3) t_{AC3} t_{OH} t_{OWD} t_{WR}

DQ0 to 15 (CL=3) t_{OLZ} Qa0   Qan-2 Qan-1 Qan t_{OHZ} t_{SI} t_{HI} Db0 Db1   Dbn-1

Notes :   1. Cx = Column Address, Bx = Bank Address
▨ = NOP command or High or Low level, CKE = High level, ⌞ ⌟ = Invalid Data Input

Precharge Break ● Read / Write Cycle (BL=Full Page, WM=Burst)

CLK

Command (/CS, /RAS, /CAS, /WE)   RD   PRE   ACT   WRT   PRE t_{RP} t_{RAS}

Address   Ca   Rb   Cb t_{RCD}

A10   Rb

A13(BA1), A14(BA0)   Ba   Ba   Ba   Ba   Ba

UDQM, LDQM (CL=2) t_{AC2} t_{OWD} t_{WR}

DQ0 to 15 (CL=2) t_{OLZ} t_{OH} t_{OHZ} t_{SI} t_{HI} Qa0 Qa1   Qan-1 Qan   Db0 Db1   Dbn-1 Dbn

UDQM, LDQM (CL=3) t_{AC3} t_{OH} t_{OWD} t_{WR}

DQ 0 to 15 (CL=3) t_{OLZ} Qa0   Qan-2 Qan-1 Qan t_{OHZ} t_{SI} t_{HI} Db0 Db1   Dbn-1

Notes :   1. RXx = Row Address, CXx = Column Address, X = Bank, x = Address
▨ = NOP command or High or Low level, CKE = High level, ⌞ ⌟ = Invalid Data Input

Byte Read / Byte Write Cycle (CL=2, BL=8, WM=Burst)

Notes : 1. Cx = Column Address, Bx = Bank Address
□ = NOP command or High or Low level, CKE = High level, ⌐¬= Invalid Data Input

Clock Suspend • Read / Write Cycle (CL=3, BL=4, WM=Burst)

Notes : 1. Cx = Column Address, Bx = Bank Address
□ = NOP command or High or Low level, CKE = High level, ⌐¬= Invalid Data Input

Auto Refresh Cycle

Notes : 1. Rx = Row Address, Bx = Bank Address
□ = NOP command or High or Low level, CKE = High level, ⌐⌐ = Invalid Data Input

## Self Refresh Cycle

Notes : 1. Rx = Row Address, Bx = Bank Address
□ = High or Low level

Power Down Cycle

Notes : 1. Rx = Row Address, Bx = Bank Address
⬜ = High or Low level

PACKAGE DIMENSIONS

P-TSOP(2)54 -400-0.80-SK6

(Unit: mm)

22.22±0.10

11.76±0.20

10.16±0.10

INDEX MARK

0.71 TYP.

0.80

0.37 +0.08 -0.07

0.10   SEATING PLANE

0.145 +0.065 -0.025

0.80±0.20

1.20 MAX.

0~8°

1.00±0.05

0.05~0.15

0.25

0.50±0.10

NOTES:
1. LEAD WITH DOES NOT INCLUDE TRIM OFFSET.
2. PACKAGE WIDTH AND LENGTH DO NOT INCLUDE MOLD PROTRUSION, DIEPAD SUPPORT PROTRUSION AND CAVITY OFFSET BETWEEN TOP AND BOTTOM CAVITY.
3. THE SEATING PLANE IS THE SURFACE WHICH THE PACKAGE IS MOUNTED ON AND GETS IN CONTACT WITH.

LAPIS Semiconductor Co.,Ltd.

Package material	Epoxy resin
Lead frame material	Cu alloy
Lead finish	Sn 100
Solder Thickness	More than 5μm
Package weight (g)	0.55 TYP.
Rev. No./Last Revised	1 / Mar. 10, 2013

Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact ROHM's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

REVISION HISTORY

Document No.	Date	Page		Description
		Previous Edition	Current Edition	
FEDD56V82160ATA-01	Sep. 30, 2013	–	–	Final edition 1
FEDD56V82160ATA-02	Nov.29, 2013	9,10, 28,34	9, 10, 28,34	Corrected BA function at EMRS chart. A13=0, A14=1

NOTICE

No copying or reproduction of this document, in part or in whole, is permitted without the consent of LAPIS Semiconductor Co., Ltd.

The content specified herein is subject to change for improvement without notice.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, LAPIS Semiconductor shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. LAPIS Semiconductor does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by LAPIS Semiconductor and other parties. LAPIS Semiconductor shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While LAPIS Semiconductor always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. LAPIS Semiconductor shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). LAPIS Semiconductor shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.