# Low-Voltage CMOS 16-Bit Transparent Latch

With 5V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The MC74LCX16373 is a high performance, non-inverting 16-bit transparent latch operating from a 2.7 to 3.6V supply. The device is byte controlled. Each byte has separate Output Enable and Latch Enable inputs. These control pins can be tied together for full 16-bit operation. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A V<sub>I</sub> specification of 5.5V allows MC74LCX16373 inputs to be safely driven from 5V devices.

The MC74LCX16373 contains 16 D-type latches with 3-state 5V-tolerant outputs. When the Latch Enable (LEn) inputs are HIGH, data on the Dn inputs enters the latches. In this condition, the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-state outputs are controlled by the Output Enable (OEn) inputs. When OE is LOW, the outputs are enabled. When OE is HIGH, the standard outputs are in the high impedance state, but this does not interfere with new data entering into the latches.

Designed for 2.7 to 3.6V V<sub>CC</sub> Operation

www.DataSheet4U.com

- 5.4ns Maximum tpd
- 5V Tolerant Interface Capability With 5V TTL Logic
- Supports Live Insertion and Withdrawal
- IOFF Specification Guarantees High Impedance When VCC = 0V
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (20μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V

# MC74LCX16373



LOW-VOLTAGE CMOS 16-BIT TRANSPARENT LATCH



**DT SUFFIX**PLASTIC TSSOP PACKAGE
CASE 1201–01


## **PIN NAMES**

Pins	Function
OEn	Output Enable Inputs
LEn	Latch Enable Inputs
D0-D15	Inputs
O0-O15	Outputs



11/96

REV 1



	Inputs		Outputs	Inputs			Outputs
LE1	OE1	D0:7	O0:7	LE2	OE2	D8:15	O8:15
Х	Н	Х	Z	Х	Н	Х	Z
Н	L	L	L	Н	L	L	L
Н	L	Н	Н	Н	L	Н	Н
L	L	Х	O0	L	L	Х	O0

H = High Voltage Level; L = Low Voltage Level; Z = High Impedance State; X = High or Low Voltage Level and Transitions Are Acceptable, for ICC reasons, DO NOT FLOAT Inputs

#### **ABSOLUTE MAXIMUM RATINGS\***

Symbol	Parameter	Value	Condition	Unit
Vcc	DC Supply Voltage	−0.5 to +7.0		V
VI	DC Input Voltage	$-0.5 \le V_1 \le +7.0$		V
Vo	DC Output Voltage	$-0.5 \le V_{O} \le +7.0$	Output in 3-State	V
		$-0.5 \le V_{O} \le V_{CC} + 0.5$	Note 1.	V
lık	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
lok	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA
		+50	AO > ACC	mA
lo	DC Output Source/Sink Current	±50		mA
Icc	DC Supply Current Per Supply Pin	±100		mA
<sup>I</sup> GND	DC Ground Current Per Ground Pin	±100		mA
T <sub>STG</sub>	Storage Temperature Range	-65 to +150		°C

<sup>\*</sup> Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute–maximum–rated conditions is not implied.

1. Output in HIGH or LOW State. I<sub>O</sub> absolute maximum rating must be observed.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Тур	Max	Unit
Vcc	Supply Voltage Operating Data Retention Only	2.0 1.5	3.3 3.3	3.6 3.6	V
VI	Input Voltage	0		5.5	V
Vo	Output Voltage (HIGH or LOW State) (3–State)	0 0		VCC 5.5	V
loн	HIGH Level Output Current, V <sub>CC</sub> = 3.0V – 3.6V			-24	mA
lol	LOW Level Output Current, V <sub>CC</sub> = 3.0V – 3.6V			24	mA
<sup>I</sup> ОН	HIGH Level Output Current, V <sub>CC</sub> = 2.7V – 3.0V			-12	mA
lol	LOW Level Output Current, V <sub>CC</sub> = 2.7V – 3.0V			12	mA
TA	Operating Free–Air Temperature	-40		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, $V_{IN}$ from 0.8V to 2.0V, $V_{CC} = 3.0V$	0		10	ns/V

## DC ELECTRICAL CHARACTERISTICS

			T <sub>A</sub> = -40°C to +85°C		
Symbol	Characteristic	Condition	Min	Max	Unit
V <sub>IH</sub>	HIGH Level Input Voltage (Note 2.)	2.7V ≤ V <sub>CC</sub> ≤ 3.6V	2.0		V
VIL	LOW Level Input Voltage (Note 2.)	2.7V ≤ V <sub>CC</sub> ≤ 3.6V		0.8	V
Vон	HIGH Level Output Voltage	$2.7V \le V_{CC} \le 3.6V$ ; $I_{OH} = -100\mu A$	V <sub>CC</sub> – 0.2		V
		$V_{CC} = 2.7V; I_{OH} = -12mA$	2.2		
		$V_{CC} = 3.0V; I_{OH} = -18mA$	2.4		
		$V_{CC} = 3.0V; I_{OH} = -24mA$	2.2		
VOL	LOW Level Output Voltage	$2.7V \le V_{CC} \le 3.6V; I_{OL} = 100\mu A$		0.2	V
		V <sub>CC</sub> = 2.7V; I <sub>OL</sub> = 12mA		0.4	
		V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 16mA		0.4	
		$V_{CC} = 3.0V; I_{OL} = 24mA$		0.55	

<sup>2.</sup> These values of  $V_{\parallel}$  are used to test DC electrical characteristics only.

#### DC ELECTRICAL CHARACTERISTICS (continued)

			T <sub>A</sub> = -40°C to +85°C		
Symbol	Characteristic	Condition	Min	Max	Unit
Ц	Input Leakage Current	$2.7V \le V_{CC} \le 3.6V; \ 0V \le V_{I} \le 5.5V$		±5.0	μΑ
loz	3–State Output Current	$2.7 \le V_{CC} \le 3.6V$ ; $0V \le V_{O} \le 5.5V$ ; $V_{I} = V_{IH}$ or $V_{IL}$		±5.0	μΑ
loff	Power-Off Leakage Current	$V_{CC} = 0V; V_{I} \text{ or } V_{O} = 5.5V$		10	μΑ
ICC	Quiescent Supply Current	$2.7 \le V_{CC} \le 3.6V$ ; $V_I = GND$ or $V_{CC}$		20	μΑ
		$2.7 \le V_{CC} \le 3.6V$ ; $3.6 \le V_I$ or $V_O \le 5.5V$		±20	μΑ
ΔlCC	Increase in I <sub>CC</sub> per Input	$2.7 \le V_{CC} \le 3.6V; V_{IH} = V_{CC} - 0.6V$		500	μΑ

## AC CHARACTERISTICS ( $t_R = t_F = 2.5 \text{ns}$ ; $C_L = 50 pF$ ; $R_L = 500 \Omega$ )

				Lin	nits		
				T <sub>A</sub> = -40°	C to +85°C		1
			V <sub>CC</sub> = 3.	0V to 3.6V	V <sub>CC</sub> :	= 2.7V	1
Symbol	Parameter	Waveform	Min	Max	Min	Max	Unit
tPLH tPHL	Propagation Delay D <sub>n</sub> to O <sub>n</sub>	1	1.5 1.5	5.4 5.4	1.5 1.5	5.9 5.9	ns
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay LE to O <sub>n</sub>	3	1.5 1.5	5.5 5.5	1.5 1.5	6.4 6.4	ns
<sup>t</sup> PZH <sup>t</sup> PZL	Output Enable Time to HIGH and LOW Level	2	1.5 1.5	6.1 6.1	1.5 1.5	6.5 6.5	ns
<sup>t</sup> PHZ <sup>t</sup> PLZ	Output Disable Time from HIGH and LOW Level	2	1.5 1.5	6.0 6.0	1.5 1.5	6.3 6.3	ns
t <sub>S</sub>	Setup Time, HIGH or LOW Dn to LE	3	2.5		2.5		ns
t <sub>h</sub>	Hold Time, HIGH or LOW D <sub>n</sub> to LE	3	1.5		1.5		ns
t <sub>W</sub>	LE Pulse Width, HIGH	3	3.0		3.0		ns
<sup>t</sup> OSHL <sup>t</sup> OSLH	Output-to-Output Skew (Note 3.)			1.0 1.0			ns

Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>); parameter guaranteed by design.


#### **DYNAMIC SWITCHING CHARACTERISTICS**

			T <sub>A</sub> = +25°C			
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
VOLP	Dynamic LOW Peak Voltage (Note 4.)	$V_{CC} = 3.3V$ , $C_L = 50pF$ , $V_{IH} = 3.3V$ , $V_{IL} = 0V$		0.8		V
V <sub>OLV</sub>	Dynamic LOW Valley Voltage (Note 4.)	$V_{CC} = 3.3V$ , $C_L = 50pF$ , $V_{IH} = 3.3V$ , $V_{IL} = 0V$		0.8		V

<sup>4.</sup> Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.


## **CAPACITIVE CHARACTERISTICS**

Symbol	Parameter	Condition	Typical	Unit
C <sub>IN</sub>	Input Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	7	pF
COUT	Output Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	10MHz, $V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	20	pF



#### WAVEFORM 1 - PROPAGATION DELAYS

 $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz;  $t_W = 500$ ns




## WAVEFORM 2 - OUTPUT ENABLE AND DISABLE TIMES

 $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz;  $t_W = 500$ ns

#### WAVEFORM 3 - LE to On PROPAGATION DELAYS, LE MINIMUM PULSE WIDTH, Dn to LE SETUP AND HOLD TIMES

 $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz;  $t_W = 500$ ns except when noted

Figure 1. AC Waveforms




TEST	SWITCH
<sup>t</sup> PLH <sup>, t</sup> PHL	Open
tPZL, tPLZ	6V
Open Collector/Drain tpLH and tpHL	6V
<sup>t</sup> PZH <sup>, t</sup> PHZ	GND

 $C_L$  = 50pF or equivalent (Includes jig and probe capacitance)  $R_L$  =  $R_1$  = 500 $\Omega$  or equivalent  $R_T$  =  $Z_{OUT}$  of pulse generator (typically 50 $\Omega$ )

Figure 2. Test Circuit

5

#### **OUTLINE DIMENSIONS**



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### How to reach us:

**USA/EUROPE/Locations Not Listed:** Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1–800–441–2447

Mfax™: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609 INTERNET: http://Design–NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



♦ MC74LCX16373/D