Freescale Semiconductor, Inc. MC68HC05CxRG/AD REV 1

HC05

MC68HC05C4,C8,C9 MC68HC705C8 MC68HC805C4 MC68HCL05C4,C8 MC68HSC05C4,C8

PROGRAMMING REFERENCE GUIDE



The MC68HC05 Family of HCMOS devices covered in this reference guide are as follows:

MC68HC05C4 MC68HC05C8 MC68HC05C9 MC68HC705C8 MC68HC805C4 MC68HCL05C4 MC68HCL05C8 MC68HSC05C4 Freescale Semiconductor, Inc.



MEMORY MAPS

REGISTER/CONTROL BIT ASSIGNMENTS

INSTRUCTIONS ADDRESSING MODES EXECUTION TIMES

MECHANICAL DATA

HEX/DEC CONVERSION ASCII CHART




MEMORY MAPS

REGISTER/CONTROL BIT ASSIGNMENTS


INSTRUCTIONS ADDRESSING MODES EXECUTION TIMES

MECHANICAL DATA

HEX/DEC CONVERSION ASCII CHART




For More Information On This Product, Go to: www.freescale.com




For More Information On This Product, Go to: www.freescale.com


Freescale Semiconductor, Inc.

Freescale Semiconductor, Inc. MC68HC05C9 BLOCK DIAGRAM





For More Information On This Product, Go to: www.freescale.com



For More Information On This Product, Go to: www.freescale.com

Freescale Semiconductor, Inc. MC68HC05C4 MC68HCL05C4 MC68HSC05C4 MC68HSC05C4 MEMORY MAP

\$0000 [10000	-	٦
	1/0		PORT A DATA REGISTER	\$00
	32 BYTES		PORT B DATA REGISTER	\$01
\$001F		0031	PORT C DATA REGISTER	\$02
\$0020	USER	0032	PORT D FIXED INPUT REGISTER	\$0 3
\$004F	ROM 48 BYTES	0079	PORT A DATA DIRECTION REGISTER	\$04
\$004F \$0050	40 01123	0079	PORT B DATA DIRECTION REGISTER	\$ 05
	RAM		PORT C DATA DIRECTION REGISTER	\$06
\$00BF	176 BYTES	0191	UNUSED	\$07
\$00C0	STACK	0192	UNUSED	\$08
\$00FF	64 BYTES	0255	UNUSED	\$09
\$ 0100	USER	0256	SERIAL PERIPHERAL CONTROL REGISTER	\$0A
	ROM 2096 BYTES		SERIAL PERIPHERAL STATUS REGISTER	\$0B
\$10FF \$1100	2000 01120	2303 2304	SERIAL PERIPHERAL DATA I/O REGISTER	SOC
31100	UNUSED	2304	SERIAL COMMUNICATIONS BAUD RATE REGISTER	\$0D
\$1EFF	3584 BYTES	7935	SERIAL COMMUNICATIONS CONTROL REGISTER 1	\$0E
\$1F00		7936	SERIAL COMMUNICATIONS CONTROL REGISTER 2	\$0F
	SELF-CHECK		SERIAL COMMUNICATIONS STATUS REGISTER	\$10
\$1FDF \$1FE0			SERIAL COMMUNICATIONS DATA REGISTER	\$11
\$1FEF	SELF-CHECK VECTORS	8175 256	TIMER CONTROL REGISTER	\$12
\$1FF0	UNUSED	8176 BYTES	TIMER STATUS REGISTER	\$13
\$1FF3	4 BYTES	8179	INPUT CAPTURE HIGH REGISTER	\$14
\$1FF4	USER	8180	INPUT CAPTURE LOW REGISTER	\$15
	VECTORS 12 BYTES		OUTPUT COMPARE HIGH REGISTER	\$16
\$1FFF L		8191	OUTPUT COMPARE LOW REGISTER	\$17
		1	COUNTER HIGH REGISTER	\$18
			COUNTER LOW REGISTER	\$19
		l	ALTERNATE COUNTER HIGH REGISTER	\$1A
			ALTERNATE COUNTER LOW REGISTER	\$1B
			UNUSED	\$1C
			UNUSED	\$1D
			UNUSED	\$1E
			UNUSED	S1F

	C	5
	à	
	h	
		_
	1	_
	2	
	G	
i.	ŧ.	
	i	
	-	
	2	5
÷		
	C	5
	S	
	-	
	C	2
	Ì	5
_	-	
	Ş	
	S	
	0	b
		Κ.
	9	
	6	
÷		
	L.	U.
	C	
	7	
	Ľ	P.
	6	b
		K.
	Q	D.
	1	
I	L.	

Freescale Semiconductor, Inc. MC68HC05C8 **MC68HCL05C8** MC68HSC05C8 **MEMORY MAP**

• ,	10000			
1/0			PORT A DATA REGISTER	\$00
32 BYTES			PORT B DATA REGISTER	\$01
	0031		PORT C DATA REGISTER	\$02
USER ROM	0032		PORT D FIXED INPUT REGISTER	\$03
48 BYTES	0079		PORT A DATA DIRECTION REGISTER	\$04
	0080		PORT B DATA DIRECTION REGISTER	\$05
RAM			PORT C DATA DIRECTION REGISTER	\$06
176 BYTES	0191	Ì	UNUSED	\$07
STACK	0192	Ì	UNUSED	\$08
64 BYTES	0255		UNUSED	\$09
USER	0230	Ì	SERIAL PERIPHERAL CONTROL REGISTER	\$0A
ROM 7680 BYTES			SERIAL PERIPHERAL STATUS REGISTER	\$0B
	7935		SERIAL PERIPHERAL DATA I/O REGISTER	\$0C
	/ 930		SERIAL COMMUNICATIONS BAUD RATE REGISTER	\$0D
SELF-CHECK			SERIAL COMMUNICATIONS CONTROL REGISTER 1	\$0E
SELF-CHECK	-		SERIAL COMMUNICATIONS CONTROL REGISTER 2	\$0F
VECTORS	8175	256	SERIAL COMMUNICATIONS STATUS REGISTER	\$10
UNUSED	8176	BYTES	SERIAL COMMUNICATIONS DATA REGISTER	\$11
4 BYTES	8179 8180		TIMER CONTROL REGISTER	\$12
USER VECTORS	0100		TIMER STATUS REGISTER	\$13
12 BYTES	8191		INPUT CAPTURE HIGH REGISTER	\$14
	,		INPUT CAPTURE LOW REGISTER	\$15
		Ì	OUTPUT COMPARE HIGH REGISTER	\$16
		ļ	OUTPUT COMPARE LOW REGISTER	\$17
		Ì	COUNTER HIGH REGISTER	\$18
			COUNTER LOW REGISTER	\$19
		Ì	ALTERNATE COUNTER HIGH REGISTER	\$1A
			ALTERNATE COUNTER LOW REGISTER	\$1B
		1	UNUSED	\$1C
		ļ	UNUSED	\$1D
			UNUSED	\$1E
			UNUSED	\$1F

nc.	
J,	
-	
9	
č	
0	
Ü	
emi	
S	
0	
6	
Ü	
S	
D	
ree	
.	

\$0000

\$001F \$0020

\$004F \$0050

\$00BF

\$00C0 \$00FF

\$0100

\$1EFF \$1F00

\$1FDF

\$1FE0 \$1FEF


\$1FF0

\$1FF3 \$1FF4


\$1FFF

Freescale Semiconductor, Inc. MC68HC05C9 MEMORY MAP

	PORT A DATA REGISTER] \$ 00
	PORT B DATA REGISTER	\$01
	PORT C DATA REGISTER	\$ 02
	PORT D DATA REGISTER	\$0 3
	PORT A DATA DIRECTION REGISTER	504
	PORT B DATA DIRECTION REGISTER	\$05
	PORT C DATA DIRECTION REGISTER	\$06
	PORT D DATA DIRECTION REGISTER	\$07
	UNUSED	\$08
	UNUSED	\$09
	SERIAL PERIPHERAL CONTROL REGISTER	\$ 0A
	SERIAL PERIPHERAL STATUS REGISTER	\$0B
	SERIAL PERIPHERAL DATA I/O REGISTER	soc
	SERIAL COMMUNICATIONS BAUD RATE REGISTER	\$00
	SERIAL COMMUNICATIONS CONTROL REGISTER 1	\$0E
i i	SERIAL COMMUNICATIONS CONTROL REGISTER 2	\$0F
Ì	SERIAL COMMUNICATIONS STATUS REGISTER	\$10
	SERIAL COMMUNICATIONS DATA REGISTER	\$11
Ì	TIMER CONTROL REGISTER	\$12
	TIMER STATUS REGISTER	\$13
	INPUT CAPTURE HIGH REGISTER	\$14
	INPUT CAPTURE LOW REGISTER	\$15
1	OUTPUT COMPARE HIGH REGISTER	\$16
	OUTPUT COMPARE LOW REGISTER	\$17
	COUNTER HIGH REGISTER	\$18
	COUNTER LOW REGISTER -	\$19
	ALTERNATE COUNTER HIGH REGISTER	\$1A
	ALTERNATE COUNTER LOW REGISTER	\$1B
ļ	UNUSED	\$ 1C
	COP RESET REGISTER	\$1D
	COP CONTROL REGISTER	\$1E
ļ	UNUSED	\$1F



Freescale Semiconductor, Inc. MC68HC705C8 MEMORY MAP



(Option Register 1FDF RAM1 = 0 and RAM0 = 0) (POR or Master Reset)

*The nature of this memory block (RAM or PROM) is controlled by bits RAM0 and RAM1 of the Option Register (\$1FDF).

RAM0 1 --- 32 Bytes RAM with 16 Bytes Unused

2. RAM1 0 — 7680 Bytes User PROM RAM1 1 — 7584 Bytes User PROM and 96 Bytes of RAM

> For More Information On This Product, Go to: www.freescale.com


^{1.} RAM0 0 - 48 Bytes User PROM

Freescale Semiconductor, Inc. MC68HC805C4 MEMORY MAP

\$0000		•	10000 -		PORT A DATA REGISTER
	/ا 32 B	-			PORT B DATA REGISTER
\$001F			0031		PORT C DATA REGISTER
\$0020		ER	0032		PORT D FIXED INPUT REGISTER
\$004F	EEPF 48 B		0079		PORT A DATA DIRECTION REGISTER
\$0050			0080		PORT B DATA DIRECTION REGISTER
	RA				PORT C DATA DIRECTION REGISTER
\$00BF	176 B	YTES	0191		UNUSED
\$00C0	7	STACK	0192	ļ	UNUSED
\$00FF		64 BYTES	0255 0256	Ì	UNUSED
30100	US		0250	Ì	SERIAL PERIPHERAL CONTROL REGISTER
	EEPF 4096 E			Ì	SERIAL PERIPHERAL STATUS REGISTER
\$10FF			4351 4352		SERIAL PERIPHERAL DATA I/O REGISTER
31100	UNU		ED		SERIAL COMMUNICATIONS BAUD RATE REGISTER
\$1EFF	3584 E	BYTES	7935		SERIAL COMMUNICATIONS CONTROL REGISTER 1
\$1F00	BOOTSTRAP		7936		SERIAL COMMUNICATIONS CONTROL REGISTER 2
\$1FDE \$1FDF	RO	M	ł		SERIAL COMMUNICATIONS STATUS REGISTER
	IRQ OPTI	ON REG.			SERIAL COMMUNICATIONS DATA REGISTER
Γ	BOOTS		1		TIMER CONTROL REGISTER
\$1FEF	VECT (RO		8175	256 BYTES	TIMER STATUS REGISTER
\$1FF0	UNU	SED	8176	BTIES	INPUT CAPTURE HIGH REGISTER
\$1FF3	4 BY		8179		INPUT CAPTURE LOW REGISTER
\$1FF4	USER VI		8180		OUTPUT COMPARE HIGH REGISTER
\$1FFF	EEPF 12 B		0101		OUTPUT COMPARE LOW REGISTER
JILL T			8191		COUNTER HIGH REGISTER
					COUNTER LOW REGISTER
					ALTERNATE COUNTER HIGH REGISTER
				1	ALTERNATE COUNTER LOW REGISTER
					PROGRAM REGISTER
				ļ	BREAKPOINT ADDRESS LOW
				į	BREAKPOINT ADDRESS HIGH
				j	UNUSED

PROGRAMMING MODEL INTERRUPT STACKING ORDER

PROGRAMMING MODEL



NOTE: Since the Stack Pointer decrements during pushes, the PCL is stacked firstof and the first of the stack is in the reverse order. Go to: www.freescale.com

Freescale Semiconductor, Inc. REGISTER AND CONTROL **BIT SUMMARY**


BIT 6 5 4 3 2 1 0 S00 PA7 PA6 PA5 PA4 PA3 PA2 PA1 PA0 S01 PB7 PB6 PB5 PB4 PB3 PB2 PB1 PB0 PORTB S02 PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0 PORTC S03 PD7/* PD5/* PD4/* PD3/* PD2/* PD1/* PD0/* PORTD S04 DDA7 DDA6 DDA5 DDA4 DDA3 DDA2 DDA1 DDA0 DDRA S05 DDB7 DDB6 DDB5 DD44 DD3 DDC2 DD1 DD00 DDRC DDRC DDRC DDRC DDRC DDRC DDRC DDRC DDRC SS SS <th></th>										
S01 PB7 PB6 PB5 PB4 PB3 PB2 PB1 PB0 PORTB S02 PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0 PORT C S03 PD7/* PD5/* PD4/* PD3/* PD2/* PD1/* PD0/ PORT D S04 DDA7 DDA6 DDA5 DDA4 DDA3 DDA2 DDA1 DDA0 DDRA S05 DD7 DDB6 DD5 DD44 DD3 DD22 DD1 DD00 DDRC S06 DD7 DD5 DD44 DD3 DD2 DD1 DD00 DDRC S07 DD7 DD5 DD4 DD3 DD2 DD1 DD00 DDRC S08 SPIE SPE DW0M* MSTR CP0L CPHA SPR1 SPR0 SPCR S08 SPIF WC0L MODF Image: SPS S SCC1 SCC1 SCC1 SCR1			6	5	4	3	2	1		
S02 PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0 PORT C S03 PD7/* PD5/* PD4/* PD3/* PD2/* PD1/* PD0/* PORT C S04 DDA7 DDA6 DDA5 DDA4 DDA3 DDA2 DDA1 DDA0 DDRA S05 DDB7 DDB6 DD55 DDC4 DDC3 DDC2 DDC1 DDC0 DDRC S06 DC7 DDC6 DDC5 DDC4 DD3 DD2 DD11 DD00 DDRC S07 DD7 DDD5 DD44 DD3 DD2 DD11 DD00 DDRC* S08 SPIE SPE DW0M* MSTR CP0_L CPHA SPR SPCR SPSR S00 SCP1 SCP0 SCP2 SPD1 SPD0 SPDR SPCR S00 SCP1 SCP0 SCP2 SCR1 SCR0 SCCR1 SCR1 SCR2 SCR1	\$00	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0	PORTA
\$03 PD7/* PD5/* PD4/* PD3/* PD2/* PD1/* PD0/* PORTD \$04 DA7 DDA6 DDA5 DDA4 DDA3 DDA2 DDA1 DDA0 DDRA \$05 DD87 DD86 DD85 DD84 DD83 DD82 DD81 DD80 DDRB \$06 DC7 DDC6 DC5 DC4 DC3 DD2 DD1 DD00 DDRC \$07 DD7 DD5 DD44 DD3 DD2 DD1 DD00 DDRC \$08	\$01	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0	PORTB
S04DDA7DDA6DDA5DDA4DDA3DDA2DDA1DDA0DDRAS05DD87DDB6DDB5DDB4DDB3DDB2DDB1DDB0DDRS06DDC7DDC6DDC5DDC4DDC3DDC2DDC1DDC0DDRCS07DDD7DDD5DDD4DDD3DDD2DDD1DDD0DDR0*S08	\$02	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PCO	PORT C
S05DDB7DDB6DDB5DDB4DDB3DDB2DDB1DDB0S06DDC7DDC6DDC5DDC4DDC3DDC2DDC1DDC0DDRCS07DDD7DDD5DDD4DD03DDD2DD11DD00DDR1S08UNUSEDS09UNUSEDS04SPIESPEDW0M1MSTRCP0LCPHASPR1SPR0S07SPD7SPD6SPD5SPD4SPD3SPD2SPD1SPD0S08SPIFWC0LMODFSPSRS00SCP1SCP1SCP0SCR2SCR1SCR0SPDRS00SCP1SCP0SCR2SCR1SCR0SCCR1S00SCP1SCP0SCR2SCR1SCR0SCCR1S01TDRETCRDRFIDLEORNFFESCSRS11SCD7SCD6SCD5SCD4SCD3SCD2SCD1SCD0S11SCT7SCD6SCD5SCH4ICH3ICH2ICH1ICH0S13ICFOCFTOF00000TSRS14ICH7ICH6ICH5ICH4ICH3ICH2ICH1ICH0S16OCH7OCH6OCH5OCH4OCH3OCH2OCH1 </td <td>\$03</td> <td>PD7/*</td> <td></td> <td>PD5/*</td> <td>PD4/*</td> <td>PD3/*</td> <td>PD2/*</td> <td>PD1/*</td> <td>PD0/*</td> <td>PORTD</td>	\$03	PD7/*		PD5/*	PD4/*	PD3/*	PD2/*	PD1/*	PD0/*	PORTD
S06DDC7DDC6DDC5DDC4DDC3DDC2DDC1DDC0S07DD7DDD5DD04DD3DD22DD11DD00DDR0*S08UNUSEDS09UNUSEDS04SPIESPEDW0M*MSTRCPOLCPHASPR1SPR0SPCRS08SPIFWCOLMODFSPSRSPSRS00SPD7SPD6SPD5SPD4SPD3SPD2SPD1SPD0S01SPD7SPD6SPD5SPD4SC22SCR1SCR0BAUDS02SPD7SPD6SPD5SPD4SPC8SCC82SCR1SCR0S05R8T8MWAKESCC81S06R8T8MWAKESCC81S07SCD6SCD5SCD4SCD3SCD2SCD1SCD0S11SCD7SCD6SCD5SCD4SCD3SCD2SCD1SCD0S12ICIEOCIFTOF00000TCRS13ICFOCFTOF00000ICHRS14ICH7ICH6ICH5ICH4ICH3ICH2ICH1ICH0S16OCH7OCH6OCH5OCH4OCH3OCH2<	\$04	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	DDRA
\$07DDD7DDD5DDD4DDD3DDD2DDD1DD00DDR0*\$08UNUSED\$09UNUSED\$04SPIESPEDWOM*MSTRCPOLCPHASPR1SPR0\$08SPIFWCOLMODFSPSR\$00SPD7SPD6SPD5SPD4SPD3SPD2SPD1SPD0\$00SCP1SCP0SCR2SCR1SCR0\$00SCP1SCP0SCR2SCR1SCR0\$00SCP1SCP0SCR2SCR1SCR0\$01TIETCIERIEILIETERERWUSBK\$02SCD7SCD6SCD5SCD4SCD3SCD2SCD1SCD0\$01TDRETCRDRFIDLEORNFFESCSR\$11SCD7SCD6SCD5SCD4SCD3SCD2SCD1SCD0SCDAT\$12ICIEOCIETOIEOOOOTCR\$13ICFOCFTOFOOOOOICIR\$14ICH7ICH6ICH5ICH4ICH3ICH2ICH1ICH0ICHR\$15ICL7ICL6ICL5ICL4ICL3ICL2ICL1<	\$05	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	DDRB
\$08UNUSED\$09UNUSED\$0A\$PIESPEDWOM*MSTRCPOLCPHA\$PR1SPR0SPCR\$0B\$PIFWCOLMODFSPD0SPSR\$00SPD7SPD6SPD5SPD4SPD3SPD2SPD1SPD0SPD7\$00SCP1SCP0SCR2SCR1SCR0BAUD\$01SCP1SCP0SCR2SCR1SCR0BAUD\$02R8T8MWAKESCCR1\$05TIETCIERIEILIETERERWUSBKSCCR2\$10TDRETCRDRFIDLEORNFFESCSR\$11SCD7SCD6SCD5SCD4SCD3SCD2SCD1SCD0\$12ICIEOCIETOIE0000TCR\$13ICFOCFTOF00000TCR\$14ICH7ICH6ICH5ICH4ICH3ICH2ICH1ICH0ICHR\$15ICL7ICL6ICL5ICL4ICL3ICL2ICL1ICL0ICLR\$18CH7CH6CH5CH4CH3CH2CH1CH0CHR\$19IC17CL6	\$06	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	DDRC
S09Image: second se	\$07	DDD7		DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	ddrd [†]
SOASPIESPEDWOMMSTRCPOLCPHASPR1SPR0SPCRSOBSPIFWCOLMODFSPSRSOCSPD7SPD6SPD5SPD4SPD3SPD2SPD1SPD0SPDRSODSCP1SCP0SCR2SCR1SCR0BAUDSOER8T8MWAKESCCR1SOFTIETCIERIEILIETERERWUSBKSCCR2S10TDRETCRDRFIDLEORNFFESCSRS11SCD7SCD6SCD5SCD4SCD3SCD2SCD1SCD0SCDATS12ICIEOCIETOIE000IEDGOLVLTCRS13ICFOCFTOF0000TSRS14ICH7ICH6ICH5ICL4ICL3ICL2ICL1ICL0ICLRS16OCH7OCH6OCH5OCH4OCH3OCH2OCL1OCL0OCLRS18CH7CH6CH5CH4CH3CH2ACH1ACH0ACHRS19CL7OCL6OCL5OCL4OCL3OCL2OCL1OCL0OLRS14ACH7ACH6ACH5ACH4ACH3ACH2ACH1ACH0ACHRS19CL7ICL6ICL5ICL4ICL3I	\$08									UNUSED
SOB SPIF WCOL MODF SP SP SPSR SOC SPD7 SPD6 SPD5 SPD4 SPD3 SPD2 SPD1 SPD0 SPDR SOD S SCP1 SCP0 SCR2 SCR1 SCR0 BAUD SOE R8 T8 M WAKE SCR1 SCR0 BAUD SOF TIE TCIE RIE ILIE TE RE RWU SBK SCCR2 S10 TDRE TC RDRF IDLE OR NF FE SCSR S11 SCD7 SCD6 SCD5 SCD4 SCD3 SCD2 SCD1 SCD0 SCDAT S12 ICIE OCIE TOIE O O O IEDG OLVL TCR S13 ICF OCF TOF O O O O TCR S14 ICH7 ICH6 ICH5 ICH4 ICH3 IC	\$09									UNUSED
SOCSPD7SPD6SPD5SPD4SPD3SPD2SPD1SPD0SPDRSODSCP1SCP1SCP0SCR2SCR1SCR0BAUDSOER8T8MWAKESCC81SCC81SOFTIETCIERIEILIETERERWUSBKSCC82\$10TDRETCRDRFIDLEORNFFESCS8\$11SCD7SCD6SCD5SCD4SCD3SCD2SCD1SCD0\$12ICIEOCIETOIE000IEDGOLVLTCR\$13ICFOCFTOF0000TSRSR\$14ICH7ICH6ICH5ICH4ICH3ICH2ICH1ICH0ICHR\$15ICL7ICL6ICL5ICL4ICL3ICL2ICL1ICL0ICLR\$16OCH7OCH6OCH5OCH4OCH3OCH2OCH1OCH0OCHR\$17OCL7OCL6OCL5OCL4CL3CL2CL1CL0CLR\$18CH7CH6ACH5ACH4ACH3ACH2ACH1ACH0ACHR\$19CL7CL6CL5CL4CL3CL2CL1CL0CLR\$14ACH7ACH6ACH5ACH4ACH3ACH2ACH1ACH0ACHR\$19CL7CL6CL5CL4CL3CL2CL1<	\$0A	SPIE	SPE	DWOM	MSTR	CPOL	CPHA	SPR1	SPRO	SPCR
SOD SCP1 SCP0 SCR2 SCR1 SCR0 BAUD SOE R8 T8 M WAKE Image: SCR1	\$0B	SPIF	WCOL		MODF					SPSR
SOE R8 T8 M WAKE RE RWU SCCR1 SOF TIE TCIE RIE ILIE TE RE RWU SBK SCCR2 \$10 TDRE TC RDRF IDLE OR NF FE SCSR \$11 SCD7 SCD6 SCD5 SCD4 SCD3 SCD2 SCD1 SCD0 SCDAT \$12 ICIE OCIE TOIE O 0 0 IEDG OLVL TCR \$13 ICF OCF TOF 0 0 0 0 TSR \$14 ICH7 ICH6 ICH5 ICH4 ICH3 ICL2 ICL1 ICH0 \$15 ICL7 ICL6 ICL5 ICL4 ICL3 ICL2 ICL1 ICL0 \$16 OCH7 OCH6 OCH5 OCH4 OCH3 OCH2 OCH1 OCH0 OCHR \$17 OCL7 OCL6 <	\$0C	SPD7	SPD6	SPD5	SPD4	SPD3	SPD2	SPD1	SPDO	SPDR
SOFTIETCIERIEILIETERERWUSBKSCCR2\$10TDRETCRDRFIDLEORNFFESCSR\$11SCD7SCD6SCD5SCD4SCD3SCD2SCD1SCD0SCDAT\$12ICIEOCIETOIEOOOIEDGOLVLTCR\$13ICFOCFTOFOOOOTSRICH3\$14ICH7ICH6ICH5ICH4ICH3ICH2ICH1ICH0ICHR\$15ICL7ICL6ICL5ICL4ICL3ICL2ICL1ICL0ICLR\$16OCH7OCH6OCH5OCH4OCH3OCH2OCH1OCH0OCHR\$17OCL7OCL6OCL5OCL4CL3CL2CL1CL0CLR\$18CH7CH6CH5CH4CH3ACH2ACH1ACH0ACHR\$19CL7ACL6ACL5ACH4ACH3ACL2ACH1ACH0ACHR\$18ACL7ACH6ACH5ACH4ACH3ACL2ACL1ACL0ACLR\$10IIIIIIIIIII\$19CL7ACL6ACL5ACL4ACL3ACL2ACL1ACL0ACLR\$10IIIIIIIIIII\$11ACL7ACL6A	\$0D			SCP1	SCPO		SCR2	SCR1	SCRO	BAUD
\$10TDRETCRDRFIDLEORNFFESCSR\$11SCD7SCD6SCD5SCD4SCD3SCD2SCD1SCD0SCDAT\$12ICIEOCIETOIE000IEDGOLVLTCR\$13ICFOCFTOF00000TSR\$14ICH7ICH6ICH5ICH4ICH3ICH2ICH1ICH0ICHR\$15ICL7ICL6ICL5ICL4ICL3ICL2ICL1ICL0ICLR\$16OCH7OCH6OCH5OCH4OCH3OCH2OCH1OCH0OCHR\$17OCL7OCL6OCL5OCL4OCL3OCL2OCL1OCL0OCLR\$18CH7CH6CH5CH4CH3CH2ACH1ACH0ACHR\$19CL7CL6ACH5ACH4ACH3ACH2ACH1ACH0ACHR\$18ACH7ACH6ACH5ACH4ACH3ACH2ACH1ACH0ACHR\$18ACL7ACH6ACH5ACL4ACL3ACL2ACL1ACL0ACLR\$10IIIIIIIIIII\$18ACL7ACH6ACH5ACL4ACL3ACL2ACH1ACH0ACHR\$10IIIIIIIIIII\$11II <td< td=""><td>\$0E</td><td>R8</td><td>T8</td><td></td><td>М</td><td>WAKE</td><td></td><td></td><td></td><td>SCCR1</td></td<>	\$0E	R8	T8		М	WAKE				SCCR1
\$11 SCD7 SCD6 SCD5 SCD4 SCD3 SCD2 SCD1 SCD0 SCDAT \$12 ICIE OCIE TOIE 0 0 0 IEDG OLVL TCR \$13 ICF OCF TOF 0 0 0 0 0 TCR \$14 ICH7 ICH6 ICH5 ICH4 ICH3 ICH2 ICH1 ICH0 ICHR \$15 ICL7 ICL6 ICL5 ICL4 ICL3 ICL2 ICL1 ICL0 ICLR \$16 OCH7 OCH6 OCH5 OCH4 OCH3 OCH2 OCH1 OCH0 OCHR \$17 OCL7 OCL6 OCL5 OCL4 OCL3 OCL2 OCL1 OCL0 OCLR \$18 CH7 CH6 CH5 CH4 CH3 CH2 CH1 CH0 CLR \$19 CL7 CL6 CL5 CL4 CL3 CL2 ICL1	\$0F	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK	SCCR2
\$12 ICIE OCIE TOIE 0 0 0 IEDG OLVL TCR \$13 ICF OCF TOF 0 0 0 0 0 TSR \$14 ICH7 ICH6 ICH5 ICH4 ICH3 ICH2 ICH1 ICH0 ICHR \$15 ICL7 ICL6 ICL5 ICL4 ICL3 ICL2 ICL1 ICL0 ICLR \$16 OCH7 OCH6 OCH5 OCH4 OCH3 OCH2 OCH1 OCH0 OCHR \$17 OCL7 OCL6 OCL5 OCL4 OCL3 OCL2 OCL1 OCL0 OCLR \$18 CH7 CH6 CH5 CH4 CH3 CH2 CH1 CH0 CHR \$19 CL7 CL6 CL5 CL4 CL3 CL2 CL1 CL0 CLR \$14 ACH7 ACH6 ACH5 ACH4 ACH3 ACH2 ACH1 ACH0 ACHR \$14 ACL7 ACL6 ACL5 ACL4 A	\$10	TDRE	TC	RDRF	IDLE	OR	NF	FE		SCSR
\$13 ICF OCF TOF 0 0 0 0 0 TSR \$14 ICH7 ICH6 ICH5 ICH4 ICH3 ICH2 ICH1 ICH0 ICHR \$15 ICL7 ICL6 ICL5 ICL4 ICL3 ICL2 ICL1 ICL0 ICLR \$16 OCH7 OCH6 OCH5 OCH4 OCH3 OCH2 OCH1 OCH0 OCHR \$17 OCL7 OCL6 OCL5 OCL4 OCL3 OCL2 OCL1 OCL0 OCLR \$18 CH7 CH6 CH5 CH4 CH3 CH2 OL1 OCL0 OCLR \$18 CH7 CH6 CH5 CH4 CH3 CH2 CH1 CH0 CHR \$19 CL7 CL6 CL5 CL4 CL3 CL2 CL1 CL0 CLR \$14 ACH7 ACH6 ACH5 ACH4 ACH3 ACH2 ACH1 ACH0 ACHR \$15 ACL7 ACL6 ACL5 ACL4 <t< td=""><td>\$11</td><td>SCD7</td><td>SCD6</td><td>SCD5</td><td>SCD4</td><td>SCD3</td><td>SCD2</td><td>SCD1</td><td>SCDO</td><td>SCDAT</td></t<>	\$11	SCD7	SCD6	SCD5	SCD4	SCD3	SCD2	SCD1	SCDO	SCDAT
\$14 ICH7 ICH6 ICH5 ICH4 ICH3 ICH2 ICH1 ICH0 ICHR \$15 ICL7 ICL6 ICL5 ICL4 ICL3 ICL2 ICL1 ICL0 ICLR \$16 OCH7 OCH6 OCH5 OCH4 OCH3 OCH2 OCH1 OCH0 OCHR \$17 OCL7 OCL6 OCL5 OCL4 OCL3 OCL2 OCL1 OCL0 OCLR \$18 CH7 CH6 CH5 CH4 CH3 CH2 CH1 CH0 CHR \$19 CL7 CL6 CL5 CL4 CL3 CL2 CL1 CL0 CLR \$14 ACH7 ACH6 ACH5 ACH4 CH3 CL2 CL1 CL0 CLR \$14 ACH7 ACH6 ACH5 ACH4 ACH3 ACH2 ACH1 ACH0 ACHR \$18 ACL7 ACL6 ACL5 ACL4 ACL3 ACL2 ACL1 ACL0 ACLR \$10 IIII IIII IIII <	\$12	ICIE	OCIE	TOIE	0	0	0	IEDG	OLVL	TCR
\$15ICL7ICL6ICL5ICL4ICL3ICL2ICL1ICL0ICLR\$16OCH7OCH6OCH5OCH4OCH3OCH2OCH1OCH0OCHR\$17OCL7OCL6OCL5OCL4OCL3OCL2OCL1OCL0OCLR\$18CH7CH6CH5CH4CH3CH2CH1CH0CHR\$19CL7CL6CL5CL4CL3CL2CL1CL0CLR\$14ACH7ACH6ACH5ACH4ACH3ACH2ACH1ACH0ACHR\$18ACL7ACL6ACL5ACL4ACL3ACL2ACL1ACL0ACLR\$11ACL7ACL6ACL5ACL4ACL3ACL2ACL1ACL0ACLR\$12Image: State of the st	\$13	ICF	OCF	TOF	0	0	0	0	0	TSR
\$16OCH7OCH6OCH5OCH4OCH3OCH2OCH1OCH0OCHR\$17OCL7OCL6OCL5OCL4OCL3OCL2OCL1OCL0OCLR\$18CH7CH6CH5CH4CH3CH2CH1CH0CHR\$19CL7CL6CL5CL4CL3CL2CL1CL0CLR\$1AACH7ACH6ACH5ACH4ACH3ACH2ACH1ACH0ACHR\$1BACL7ACL6ACL5ACL4ACL3ACL2ACL1ACL0ACLR\$1CS1C	\$14	ICH7	ICH6	ICH5	ICH4	ICH3	ICH2	ICH1	ICHO	ICHR
\$17OCL7OCL6OCL5OCL4OCL3OCL2OCL1OCL0OCLR\$18CH7CH6CH5CH4CH3CH2CH1CH0CHR\$19CL7CL6CL5CL4CL3CL2CL1CL0CLR\$1AACH7ACH6ACH5ACH4ACH3ACH2ACH1ACH0ACHR\$1BACL7ACL6ACL5ACL4ACL3ACL2ACL1ACL0ACLR\$1CImage: State in the	\$15	ICL7	ICL6	ICL5	ICL4	ICL3	ICL2	ICL1	ICLO	ICLR
\$18CH7CH6CH5CH4CH3CH2CH1CH0CHR\$19CL7CL6CL5CL4CL3CL2CL1CL0CLR\$1AACH7ACH6ACH5ACH4ACH3ACH2ACH1ACH0ACHR\$1BACL7ACL6ACL5ACL4ACL3ACL2ACL1ACL0ACLR\$1CImage: Single Constraints of the constraint	\$16	OCH7	OCH6	OCH5	OCH4	OCH3	OCH2	OCH1	OCHO	OCHR
\$19CL7CL6CL5CL4CL3CL2CL1CL0CLR\$1AACH7ACH6ACH5ACH4ACH3ACH2ACH1ACH0ACHR\$1BACL7ACL6ACL5ACL4ACL3ACL2ACL1ACL0ACLR\$1CImage: Single Constraints of the constraint of	\$17	OCL7	OCL6	OCL5	OCL4	OCL3	OCL2	OCL1	OCLO	OCLR
\$1AACH7ACH6ACH5ACH4ACH3ACH2ACH1ACH0ACHR\$1BACL7ACL6ACL5ACL4ACL3ACL2ACL1ACL0ACLR\$1CUNUSED\$1DUNUSED\$1EUNUSED	\$18	CH7 -	CH6	CH5	CH4	CH3	CH2	CH1	CHO	CHR
\$1B ACL7 ACL6 ACL5 ACL4 ACL3 ACL2 ACL1 ACL0 ACLR \$1C	\$19	CL7	CL6	CL5	CL4	CL3	CL2	CL1	CLO	CLR
\$1C UNUSED \$1D UNUSED \$1E UNUSED	\$1A	ACH7	ACH6	ACH5	ACH4	ACH3	ACH2	ACH1	ACH0	ACHR
\$1D UNUSED \$1E UNUSED	\$1B	ACL7	ACL6	ACL5	ACL4	ACL3	ACL2	ACL1	ACLO	ACLR
\$1E UNUSED	\$1C									UNUSED
										UNUSED
\$1F UNUSED										UNUSED
	\$1F									UNUSED

*Denotes fixed input port, see following page.


[†]MC68HC05C9 only For More Information On This Product,


Go to: www.freescale.com

Freescale Semiconductor, Inc. REGISTER AND CONTROL BIT SUMMARY



(PORT D FIXED INPUT REGISTER)





ACHR Freescale Semiconductor, Inc.

	Alter	nate (Count	er Hig	h Reg	ister (ACHR) \$1A
	7.	6	5	4	3	2	1	0
	ACH7	ACH6	ACH5	ACH4	ACH3	ACH2	ACH1	ACHO
RI	ESET							
	1	1	1	1	1	0	1	1

ACLR

Alte	rnate (Count	er Lov	w Reg	ister () \$1B
7	6	5	4	3	2	1	0
ACL7	ACL6	ACL5	ACL4	ACL3	ACL2	ACL1	ACLO
RESET							
1	1	1	1	1	0	1	1

ARH

(MC68HC805C4 ONLY)

Hardware Breakpoint Register High (ARH) \$1E

_	7	6	5	4	3	2	1	0	
	0_	0	MATCH	A12	A11	A10	A9	A8	
RE	ESET 0	0	0	0	0	0	0	0	-


 $\mathsf{MATCH}-\mathsf{An}$ instruction with the same address as that in the breakpoint register was fetched.

1 = Breakpoint enabled

0 = Breakpoint disabled

A12-A8 — Breakpoint address bits A12-A8

ARL



Freescale Semiconductor, Inc. BAUD

Baud Rate Register (BAUD) \$0D

The baud rate register is used to select the SCI transmitter and receiver baud rate. SCP0 and SCP1 prescaler bits are used in conjunction with the SCR2–SCR0 baud rates to provide multiple baud rate combinations for a given crystal frequency. Bits 3, 6, and 7 always read zero.

	7	6	5	4	3	2	1	0	
			SCP1	SCPO		SCR2	SCR1	SCR0	
RI	ESET								

_ _ 0 0 _ U U

SCP0 — SCI Prescaler Bit 0

SCP1 — SCI Prescaler Bit 1

Two prescaler bits are used to increase the range of standard baud rates controlled by the SCR2–SCR0 bits. Prescaler internal processor clock division versus bits levels are listed in Table 1.

SCR0 — SCI Baud Rate Bit 0

SCR1 — SCI Baud Rate Bit 1

SCR2 — SCI Baud Rate Bit 2

Three baud rate bits are used to select the baud rates of the SCI transmitter and SCI receiver. Baud rates versus bit levels are listed in Table 2.

Tables 1 and 2 tabulate the divide chain used to obtain the baud rate clock (transmit clock). The actual divider chain is controlled by the combined SCP1–SCP0 and SCR2–SCR0 bits in the baud rate register. All divided frequencies shown in Table 1 represent the final baud rate resulting from the internal processor clock division shown in the divided by column only (prescaler division only). Table 2 lists the prescaler output divided by the action of the SCI select bits (SCR2–SCR0). For example, assume that a 9600 Hz baud rate is required with a 2.4576 MHz external crystal. In this case, the prescaler bits (SCP1–SCP0) could be configured as a divided-by-two. Using the same crystal, the 9600 baud rate can be obained with a prescaler divided-by-one and the SCR2–SCR0 bits configured for a divide-by-eight.

BAUD

Inc.
OĽ,
Ť
Б
0
ni
Se
0
Ö
SC
0


Table 1. Prescaler Highest Baud Rate Frequency Output

	2.0	62.60 kHz 20.833 kHz 15.625 kHz 4800 Hz	rate (Tx) that y providing a	utput		(Hz	(Hz	42				
v MHz	2.4576	76.80 kHz 25.60 kHz 19.20 kHz 5.907 kHz	L nest transmit baud may be obtained b	en Prescaler O	Baud Rate Output	19.20 kHz	19.20 kHz	9600 Hz	4800			
Crystal Frequency MHz	4.0	125.000 kHz 41.666 kHz 31.250 kHz 9600 Hz	to the internal processor clock. The divided frequencies shown in Table 1 represent baud rates which are the highest transmit baud rate (Tx) that can be obtained by a specific crystal frequency and only using the prescaler division. Lower baud rates may be obtained by providing a further division using the SCI rate select bits as shown below for some representative prescaler outputs.	Table 2. Transmit Baud Rate Output for a Given Prescaler Output	Representative Highest Prescaler Baud Rate Output	76.80 kHz	76.80 kHz	38.40 kHz	19.20 KHz		2400 Hz	1200 H2
	4.194304	131.072 kHz 43.691 kHz 32.768 kHz 10.082 kHz	le 1 represent baud ra ng the prescaler divisi / for some representat	smit Baud Rate (Representat	32.768 kHz		16.384 kHz	0.132 KHZ	2 048 4Hz	1.024 kHz	512 Hz
	8.0	250.00 kHz 83.332 kHz 62.500 kHz 19.200 kHz	*Refers to the internal processor clock. NOTE: The divided frequencies shown in Table 1 represer specific crystal frequency and only using the presc the SCI rate select bits as shown below for some re	Table 2. Tran		131.072 kHz	131.072 kHz	65.536 kHz	16 384 kHz	8.192 kHz	4.096 kHz	2.048 kHz
Clock*	Divided By	- 04 ⁶	 Refers to the internal processor clock NOTE: The divided frequencies shown specific crystal frequency and c the SCI rate select bits as show 		Divided	ВУ	, - (+ 00	16	32	64
SCP Bit	- 0	0-0	Refers to the Control NOTE: The Control Specified Specif	CCD Bitc		2 1 0	0,000		0	1 0 0	1 0 1	1 1 1 0 1

Table 2 illustrates how the SCI select bits can be used to provide fower transmitter baud rate by further dividing the prescaler output frequency. The five examples are only representative samples. In all cases, the baud rates shown are transmit baud rates (transmit clock) and the receive clock is 16 times higher in frequency than the actual baud rate. NOTE

Freescale Semiconductor, Inc.

Freescale Semiconductor, Inc. CHR



CLR

CLR

	Counter Low Register (CLR) \$19											
7 6 5 4 3 2 1 0												
	CL7	CL6	CL5	CL4	CL3	CL2	CL1	CLO				
RI	ESET 1	1	1	1	1	0	1	1				

Freescale Semiconductor, Inc.

Freescale Semiconductor, Inc. COPCR

(MC68HC705C8 ONLY)

COP Control Register (COPCR) \$1E

The COPCR shown below is used to control the COP watchdog timer and clock monitor functions.

	7	6	5	4	3	2	1	0			
	0	0	0	COPF	CME	COPE	CM1	CM0			
RES	ET										
	0	0	0	0	0	0	0	0			
COPI	Co	mpute	r Opera	ting Pro	perly	· ·					
1=	COP	or cloc	k moni	tor rese	t has o	ccurred	l				
						as occu	rred				
				Enable							
			itor en								
0 = Clock monitor disabled COPE — Computer Operating Properly Enable											
		•	ut enal	-	TTOPE		ibie				
			ut disa								
CM1	— C	omput	er Ope	rating	Proper	ly Mod	e 1				
								n the C			
		•					set an	ytime,	bu		
				reset. S							
		•	•	•	•	ly Mod					
								he COP			
				viu can set. See			set any	vtime, b	ut		
		– Not i				, J.					
		ys read									

*In the MC68HC05C9, these bits (R7–R5) are reserved factory test bits.



Freescale Semiconductor, Inc.

XTAL = 1.0 MHz, E = 0.5 MHz65.54 ms 262.14 ms 1.048 s 4.194 s XTAL = 2.0 MHz, E = 1.0 MHz131.07 ms 524.29 ms 32.77 ms 2.097 s **Table 3. COP Timeout Period** XTAL = 3.5795 MHz, E = 1.7897 MHz 18.31 ms 73.24 ms 292.95 ms 1.172 s XTAL = 4.0 MHz, E = 2.0 MHz65.54 ms 262.95 ms 16.38 ms 1.048 s E/2¹⁵ Divided By 4 16 64 CM0 0 0 ۰. **~** СM1 0 0 ~ ~


For More Information On This Product, COPCR Go to: www.freescale.com

(MC68HC705C8 AND MC68HC05C9 ONLY)

COPRR Freescale Semiconductor, Inc.

COP Reset Register (COPRR) \$1D

The COPRR shown below is used to control the COP watchdog timer and clock monitor functions.



The sequence required to reset the COP timer is as follows: Write \$55 to the COP reset register.


Write \$AA to the COP reset register.

Both write operations must occur in the order listed, but any number of instructions may be executed between the two write operations. The elapsed time between software resets must not be greater than the COP timeout period. Reading the COP reset register does not return valid data and does not affect the watchdog timer.

(MC68HC705C8 AND MC68HC05C9 ONLY)

COP Reset Register (COPRR) \$1D

The COPRR shown below is used to control the COP watchdog timer and clock monitor functions.




The sequence required to reset the COP time is as follows: Write \$55 to the COP reset register.

Write \$AA to the COP reset register.


Both write operations must occur in the order listed, but any number of instructions may be executed between the two write operations. The elapsed time between software resets must not be greater than the COP timeout period. Reading the COP reset register does not return valid data and does not affect the watchdog timer.

(MC68HC705C8 AND MC68HC05C9 ONLY)

Freescale Semiconductor, Inc. DDRA



DDRB



DDRC


DDRC

	Data Direction Register C (DDRC) \$06									
	7	6	5	4	3	2	1	0		
	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0		
RI	ESET 0	0	0	0	0	0	0	0		
DD	DDC7-DDC0 — 0 = Inputs									

1 = Outputs

For More Information On This Product, Go to: www.freescale.com

Freescale Semiconductor, Inc.



Bits 7,6 — Not used.

ICHR

Input Capture High Register (ICHR) \$14										
_	7	6	5	4	3	2	1	0		
	ICH7	ICH6	ICH5	ICH4	ICH3	ICH2	ICH1	ICHO		
RE	SET U	U	U	U	U	U	U	U		

ICLR

Input Capture Low Register (ICLR) \$15 6 7 5 4 3 2 1 0 ICL5 ICL4 ICL7 ICL6 ICL3 ICL2 ICL1 ICLO RESET U U U U U U U U

Freescale Semiconductor, Inc. IRQOR

(MC68HC705C8 ONLY)

Option Register (IRQOR) \$1FDF

The option register is used to select the \overline{IRQ} sensitivity, enable the PROM security, and select the memory configuration.

	7	6	5	4	3	2	1	0	-
	RAM0	RAM1	0	0	SEC	_	IRQ	0	
RI	ESET	0	0	0	11		1	0	

RAM0-Random Access Memory Control Bit 0

1 = Maps 32 bytes of RAM into page zero starting at address \$0030. Addresses from \$0020 to \$0030 are reserved. This replaces 48 bytes of PROM that were used at these locations. This bit can be read or written at any time, allowing memory configuration to be changed during program execution.

0 = Provides 48 bytes of PROM at location \$0030.

RAM1-Random Access Memory Control Bit 1

1 = Maps 96 bytes of RAM into page zero starting at address \$0100. This replaces 96 bytes of PROM that were used at these locations. This bit can be read or written at any time, allowing memory configuraton to be changed during program execution.

0 = Provides 96 bytes of PROM at location \$0100.

SEC – Security

1 = Bootloader disabled, MCU operates only in single-chip mode.

0 = Security off, bootloader enabled, expanded mode enabled.

IRQ-Interrupt Request Bit Sensitivity

 $1 = \overline{IRQ}$ pin is both negative edge- and level-sensitive.

 $0 = \overline{IRQ}$ pin is negative edge-sensitive only.

IRO is set only by reset, but can be cleared by software.

This can only be written once.

Bit 0, 4, 5

Always read zero.

Bit 2

Can be either one or zero.

Freescale Semiconductor, Inc. IRQOR

(MC68HC05C9 ONLY)

Option Register (IRQOR) \$3FDF

The option register is used to select the IRO sensitivity, enable the ROM security, and select the memory configuration.

	7	6	5	4	3	2	1	0	
	RAMO	RAM1	0	0	0	0	IRQ	0	
RI	ESET								
	0	0	0	0	0	0	1	0	

RAM0-Random Access Memory Control Bit 0

1 = Maps 32 bytes of RAM into page zero starting at address \$0020. This replaces 48 bytes of ROM that were used at these locations. This bit can be read or written at any time, allowing memory configuration to be changed during program execution.

0 = Provides 48 bytes of ROM at location \$0020.

RAM1-Random Access Memory Control Bit 1

1 = Maps 128 bytes of RAM into page zero starting at address \$0100. This replaces 128 bytes of ROM that were used at these locations. This bit can be read or written at any time, allowing memory configuraton to be changed during program execution.

0=Provides 128 bytes of ROM at location \$0100.

IRQ-Interrupt Request Bit Sensitivity

 $1 = \overline{IRQ}$ pin is both negative edge- and level-sensitive.

 $0 = \overline{IRQ}$ pin is negative edge-sensitive only.


IRQ is set only by reset, but can be cleared by software.

This can only be written once.

Bit 0, 2, 3, 4, 5

Always read zero.

Freescale Semiconductor, Inc. IRQOR



 $0 = \overline{IRO}$ pin is negative edge-sensitive only.

IRQ is set only by reset, but can be cleared by software.

OCHR

Output Compare High Register (OCHR) \$16

	7	6	5	4	3	2	1	0
	OCH7	OCH6	OCH5	OCH4	OCH3	OCH2	OCH1	ОСНО
RE	ESET U	U	U	U	1)			

OCLR

Output Compare Low Register (OCLR) \$17											
	7	6	5	4	3	2	1	0			
	OCL7	OCL6	OCL5	OCL4	OCL3	OCL2	OCL1	OCLO			
RE	ESET										
	U	U	U	U	U	U	U	U			

Freescale Semiconductor, Inc. PORTA

Port A Data Register (PORTA) \$00											
	7	6	5	4	3	2	1	0			
	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0			
R	ESET U	U	U	U	U	U	U	U			

-

PORTB

	Port B Data Register (PORTB) \$01									
•	7	6	5	4	3	2	1	0		
	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0		
RI	ESET U	U	U	U	U	U	U	U		

PORTC

Port C Data Register (PORTC) \$02

	7	6	5	4	3	2	1	0
	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PCO
RE	ESET U	U	U	U	U	U	U	U

PORTD

		Port I	D Data	a Regi	ster (F	PORTE) \$03	
	7	6	5	4	3	2	1	0
	PD7		PD5	PD4	PD3	PD2	PD1	PD0
RES	ET PD7	0	P <u>D5</u> / SS (Port D	PD4/ SCK	PD3/ MOSI	PD2/ MISO egister	PD1/ TD0	PD0/ RDI
RES	ET U	U	U	U	U	U	, U	U



(MC68HC705C8 ONLY)

Program Register (PR) \$1C

The program register (\$1C) is used to perform PROM programming.

	7	6	5	4	3	2	1	0
	0	0	0	0	0	LAT	0	PGM
RE	ESET 0	0	0	0	0	0	0	0

LAT — Latch Enable

- 1 = Enables PROM data and address bus latches for programming or erasing on the next byte write cycle.
- 0 = Latch disabled. PROM data and address buses are unlatched for normal CPU operations.

This bit is both readable and writable.

PGM — Program

1 =Applies V_{PP} power to the PROM for programming.

- $0 = V_{PP}$ power off.
- If LAT is cleared, PGM cannot be set.

Bits 1, 7–3 — Not Used

Always read zero.

(MC68HC805C4 ONLY)

Program Register (PR) \$1C

The program register (\$1C) is used for single-byte EEPROM programming.

0 CPEN 0 0 ERASE LATA LATB EEPG	7	6	5	4	3	2	1	0
	0	CPEN	0	0	ERASE	LATA	LATB	EEPGM

RESET

0 0 0 0 0 0 0

CPEN — Charge Pump Enable

1 = Charge pump enabled

0 = Charge pump disabled

ERASE — Erase EEPROM Enable

- 1 = Erase enabled
- 0 = Erase disabled

LATA — Latch A Enable

- 1 = Enables array A data and address bus latches for programming or erasing on the next byte write cycle.
- 0 = Latch disabled

LATB — Latch B Enable

- 1 = Enables array B data and address bus latches for programming or erasing on the next byte write cycle.
- 0 = Latch disabled
 - Note: If LATA and LATB are cleared, EEPGM cannot be set.

For More Information On This Product, Go to: www.freescale.com

PR Freescale Semiconductor, Inc.

EEPGM — Electrically Erase/Program

1 = Applies Vpp power to the EEPROM array for programming or erasing operation.

0 = V_{PP} power off


Bits 4, 5, 7 — Not used

Always read zero.

SCCR1

Serial Communications Control Reg. 1 (SCCR1) \$0E

The SCCR1 register control bits determine word length and select the wake-up method.



R8 — Receive Data Bit 8

R8 bit provides storage location for the ninth bit in the receive data byte (if M = 1).

T8 — Transmit Data Bit 8

T8 bit provides storage location for the ninth bit in the transmit data byte (if M = 1).

M — SCI Character Word Length

1 = One start bit, nine data bits, one stop bit

0 = One start bit, eight data bits, one stop bit

WAKE — Wake-Up Select

Wake bit selects the receiver wake-up method.

1 = Address bit (most significant bit)

0 = Idle line condition

Bits 2–0 and 5 — Not used

Can read either one or zero.

The address bit is dependent on both the wake-bit and the m-bit level. Additionally, the receiver does not use the wake-up feature unless the RWU control bit is SCCR2 is set.

Wake	м	Receiver Wake-Up
0	X	Detection of an idle line allows the next data byte received to cause the receive data register to fill and produce an RDRF flag.
1	0	Detection of a received one in the eighth data bit allows an RDRF flag and associated error flags.
1	1	Detection of a received one in the ninth data bit allows an RDRF flag and associated error flags.

SCCR1

For More Information On This Product, Go to: www.freescale.com

Freescale Semiconductor, Inc. SCCR2

Serial Communications Control Reg. 2 (SCCR2) \$0F

The SCCR2 provides control of individual SCI functions such as interrupts, transmit/receive enabling, receiver wakeup, and break code.

7 6 5 4 3 2 1 0 TIE TCIE RIE ILIE TE RE RWU SBK RESET 0 0 0 0 0 0 0 TIE — Transmit Interrupt Enable 1 SCI interrupt enabled 0 0 0 0 TIE — Transmit Interrupt Enable 1 SCI interrupt enabled 0 0 0 0 0 0 0 0 0 0 0 0 0 TIE — Transmit Interrupt Enable 1 SCI interrupt enabled 0 TC interrupt disabled RIE — Receive Interrupt Enable 1 SCI interrupt enabled 0 RIE Normality Image: SCI interrupt enabled 1 SCI interrupt enabled 1 SCI interrupt enabled 1 SCI interrupt enabled 1 SCI interrupt disabled 1 <t< th=""><th>0.00</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></t<>	0.00								
RESET 0 0 0 0 0 0 0 0 0 0 TIE — Transmit Interrupt Enable 1 = SCI interrupt enabled 0 = TDRE interrupt disabled TCIE — Transmit Complete Interrupt Enable 1 = SCI interrupt enabled 0 = TC interrupt disabled RIE — Receive Interrupt Enable 1 = SCI interrupt enabled 0 = RDRF and OR interrupts disabled ILIE — Idle Line Interrupt Enable 1 = SCI interrupt enabled 0 = Idle interrupt disabled TE—Transmit Enable		7	6	5	4	3	2	1	0
0 0 0 0 0 0 0 0 0 0 0 0 TIE — Transmit Interrupt Enable 1 = SCI interrupt enabled 0 = TDRE interrupt disabled TCIE — Transmit Complete Interrupt Enable 1 = SCI interrupt enabled 0 = TC interrupt disabled RIE — Receive Interrupt Enable 1 = SCI interrupt enabled 0 = RDRF and OR interrupts disabled ILIE — Idle Line Interrupt Enable 1 = SCI interrupt enabled 0 = Idle interrupt disabled TE—Transmit Enable		TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK
TIE — Transmit Interrupt Enable 1 = SCI interrupt enabled 0 = TDRE interrupt disabled TCIE — Transmit Complete Interrupt Enable 1 = SCI interrupt enabled 0 = TC interrupt disabled RIE — Receive Interrupt Enable 1 = SCI interrupt enabled 0 = RDRF and OR interrupts disabled ILIE — Idle Line Interrupt Enable 1 = SCI interrupt enabled 0 = Idle interrupt disabled TE—Transmit Enable	RE	SET							
 1 = SCI interrupt enabled 0 = TDRE interrupt disabled TCIE — Transmit Complete Interrupt Enable 1 = SCI interrupt enabled 0 = TC interrupt disabled RIE — Receive Interrupt Enable 1 = SCI interrupt enabled 0 = RDRF and OR interrupts disabled ILIE — Idle Line Interrupt Enable 1 = SCI interrupt enabled 0 = Idle interrupt disabled 		0	0	0	0	0	0	0	0
	1 0 TCI 1 0 RIE 1 1 1 0 TE-	= SCI $= TDR$ $E - TI$ $= SCI$ $= TC iI$ $= SCI$ $= RDR$ $E - IdI$ $= SCI$ $= IdIe$ $- Trans$	interru E inter ransmi interrup ceive lu interru F and e Line interru mit Ena	pt enal rupt di t Comp pt enal ot disat nterrup pt enal pt enal pt disa able	bled sabled blete In bled bled bt Enab bled pt Ena bled bled	terrupt le disabl ble	ed		

- T = Transmit shift register output is applied to the TDO line. Depending upon the SCCR1 M bit, a preamble of 10 (M = 0) or 11 (M = 1) consecutive ones is transmitted.
- 0 = Transmitter disabled after last byte is loaded in the SCDAT and TDRE is set. After last byte is transmitted, TDO line becomes a high-impedance line.
- RE Receive Enable
 - 1 = Receiver shift register input is applied to the RDI line.
 - 0 = Receiver disabled and RDRF, IDLE, OR, NF, and FE status bits are inhibited.

SCCR2 Freescale Semiconductor, Inc.

- RWU Receiver Wake-Up
 - 1 = Places receiver in sleep mode and enables wake-up function.
 - 0 = Wake-up function disabled after receiving data word with MSB set (if WAKE = 1). Wake-up function also disabled after receiving 10 (M = 0) or 11 (M = 1) consecutive ones (if WAKE=0).
- SBK Send Break
 - 1 = Transmitter continually sends blocks of zeros (sets of 10 or 11) until cleared. Upon completion of break code, transmitter sends one high bit for recognition of valid start bit.
 - 0 = Transmitter sends 10 (M = 0) or 11 (M = 1) zeros then reverts to an idle state or continues sending data. If transmitter is empty and idle, setting and clearing the SBK bit may queue up to two character times of break because the first break transfer immediately to the shift register, and the second is queued into the parallel transmit buffer.

SCDAT

Serial Communications Data Register (SCDAT) \$11

The SCDAT is a read/write register used to receive and transmit SCI data.

	7	6	5	4	3	2	1	0
	SCD7	SCD6	SCD5	SCD4	SCD3	SCD2	SCD1	SCDO
R	ESET							
	U	U	U	U	U	U	U	U

SCSR

Serial Communications Status Register (SCSR) \$10

The SCSR provides inputs to the SCI interrupt logic circuits. Noise flag and framing error bits are also contained in the SCSR.

	7	6	5	4	3	2	1	0	
	TDRE	TC6	RDRF	IDLE	OR	NF	FE	—	
R	ESET								
	1	1	0	0	0	0	0		

TDRE — Transmit Data Register (TDR) Empty

- 0 = TDR contents transferred to the transmit data shift register.
- 0 = TDR still contains data. TDRE is cleared by reading the SCSR followed by a write to the TDR.



Freescale Semiconductor, Inc. SCSR

- TC Transmit Complete
 - 1 = Indicates end of data frame, preamble, or break condition has occurred.
 - 0 = TC bit cleared by reading the SCSR, followed by a write to the TDR.
- RDRF-Receive Data Register (RDR) Full
 - 1 = Receive data shift register contents transferred to the RDR.
 - 0 = Receive data shift register transfer did not occur. RDRF is cleared by reading the SCSR, followed by a read of the RDR.
- IDLE Idle Line Detect
 - 1 = Indicates receiver has detected an idle line.
 - 0=IDLE is cleared by reading the SCSR, followed by a read of the RDR. Once IDLE is cleared, IDLE cannot be set until RDI line becomes active and idle again.
- OR Overrun Error
 - 1 = Indicates receive data shift register data is sent to a full RDR (RDRF = 1). Data causing the overrun is lost, and RDR data is not disturbed.
 - 0 = OR is cleared by reading the SCSR, followed by a read of the RDR.
- NF Noise Flag
 - 1 = Indicates noise is present on the receive bits, including the start and stop bits. NF is not set until RDRF=1.
 - 0 = NF is cleared by reading the SCSR, followed by a read of the RDR.
- FE Framing Error
 - 1 = Indicates stop bit not detected in received data character. FE is set the same time RDRF is set. If received byte causes both framing and overrun errors, processor will only recognize the overrun error. Further data transfer into the RDR is inhibited until FE is cleared.
 - 0 = FE is cleared by reading the SCSR, followed by a read of the RDR.
- Bit 0 Not used
 - Can read either one or zero.

SPCR Freescale Semiconductor, Inc.

Serial Peripheral Control Register (SPCR) \$0A

The SPCR provides control of individual SPI functions such as interrupt and system enabling disabling, master slave mode select, and clock polarity phase rate select.

	7	6	5	4	3	2	1	0		
	SPIE	SPE	DW0M*	MSTR	CPOL	СРНА	SPR1	SPRO	-	
RE	ESET			-						
	0	0		0	U	U	U	U		
SPI	SPIE — Serial Peripheral Interrupt Enable									
	1 = SPI interrupt enabled									
	0 = SPI interrupt disabled									
SPE	SPE — Serial Peripheral System Enable									
	1 = SPI system on									
MC	0 = SPI system off MSTR — Master Mode Select									
1013		aster n		Select						
		ave m								
CPO			Polarity							
			bit cor	ntrols t	he clo	ck valu	e and	is used	d in	
			vith the							
	1 = SC	CK line	idles h	igh						
			idles i	n low s	state					
	HA — (
	•		pit alon	-						
		•	etween				ve devi	ices. Ci	-0L	
5		_	two cle output	•	•					
			ck is the				5			
			S is low					e firet c	lata	

When \overline{SS} is low, first edge of SCK invokes first data sample.

SPR1-SPR0 — SPI Clock Rate Bits

Two clock rate bits are used to select one of four clock rates to be used as SCK in the master mode. In the slave mode, the two clock rate bits have no effect. Clock rate selection is shown in the following table.

SPR1	SPR0	Internal Processor Clock Divided By
0	0	2
0	1	4
1	0	16
1	1	32

Bit 5 — Not used*

Can read either one or zero.

(*MC68HC05C9 only, bit 5 (DWOM) is the wire-OR mode bit.)

- 1 = Disables active pullup devices on Port D, causing outputs to be open drain.
- 0 = Open-drain disabled.



For More Information On This Product, Go to: www.freescale.com

Serial Peripheral Data I/O Register (SPDR) \$0C

The SPDR is read/write register used to receive and transmit SPI data.

	7	6	5	4	3	2	1	0
	SPD7	SPD6	SPD5	SPD4	SPD3	SPD2	SPD1	SPDO
RI	ESET U	U	U	U	U	U	U	U

A write to the SPDR places data directly into the shift register for transmission. Only a write to this register will initiate transmission/reception of another byte and will only occur in the master device. On completion of byte transmission, the SPIF status bit is set in both master and slave devices.

A read to the SPDR causes the buffer to be read. The first SPIF status bit must be cleared by the time a second data transfer from the shift register to the read buffer begins, or an overrun condition will exist. In overrun cases, the byte causing the overrun is lost.

SPSR

Serial Peripheral Status Register (SPSR) \$0B

The SPSR contains three status bits.

_	7	6	5	4	3	2	1	0
	SPIF	WCOL		MODF	—			_

RESET

0 0 - 0 - - - -

SPIF — Serial Peripheral Data Transfer Flag

- 1 = Indicates data transfer completed between processor and external device.
 - (If SPIF = 1 and SPIE = 1, SPI interrupt is enabled.)
- 0 = Clearing is accomplished by reading SPSR, followed by SPDR access.

WCOL — Write Collision

- 1 = Indicates an attempt is made to write to SPDR while data transfer is in processor.
- 0 = Clearing is accomplished by reading SPSR, followed by SPDR access.

MODF — Mode Fault Flag

- 1 = Indicates multi-master system control conflict.
- 0 = Clearing is accomplished by reading SPSR, followed by a write to the SPCR.

Bits 3–0 and 5 — Not used

Can read either zero or one.

Timer Control Register (TCR) \$12

The TCR is a read/write register containing five control bits. Three bits control interrupts associated with the timer status register flags ICF, OCF, and TOF.

0		- J	, ,		•••				
_	7	6	5	4	3	2	1	0	
	ICIE	OCIE	TOIE	0	0	0	IEDG	OLVL	
RF	ESET								
	0	0	0	0	0	0	U	0	
ICIE	E — Inp	out Cap	oture Ir	nterrup	t Enab	le			
		terrupt							
		terrupt							
OCI		utput (rrupt E	nable			
		terrupt							
тоі		terrupt imer O			runt En	abla			
101		terrupt			upt En	lane			
		terrupt							
IED		nput Ec		64					
		f input	0	determ	ines w	hich le	vel tra	nsition	on
		in will							
ir	•	pture	•	r.					
		sitive (0						
		egative							
		Output f outpเ		is clos	ckad in			ol roci	ctor
		next su							
				n outp				uppear	011

the TCMP pin.

1 = High output

0 = Low output

Bits 2, 3, and 4 — Not used Always read zero.

TCR

Timer Status Register (TSR) \$13

The TSR is a read-only register containing three status flag bits.

	7	6	5	4	3	2	1	0	_
	ICF	OCF	TOF	0	0	0	0	0]
RI	ESET								_
	U	U	U	0	0	0	0	0	
	— Inp	•		-					
1	- Flan	cot wit	non col	ontod r	nlarity	onha is	conco	d hv i	nn

- 1 = Flag set when selected polarity edge is sensed by input capture edge detector.
- 0 = Flag cleared when TSR and input capture low register (\$15) are accessed.
- OCF Output Compare Flag
 - 1 = Flag set when output compare register contents match the free-running counter contents.
 - 0 = Flag cleared when TSR and output compare low register (\$17) are accessed.
- TOF Timer Overflow Flag
 - 1 = Flag set when free-running counter transition from \$FFFF to \$0000 occurs.
 - 0 = Flag cleared when TSR and counter low register (\$19) are accessed.
- Bits 4–0 Not used

Always read zero.

Freescale Semiconductor, Inc. ADDRESSING MODES

IMMEDIATE (IMM)

The effective address (EA) of an immediate mode instruction is the location following the opcode. This mode is used to fetch a value which is known at the time the program is written, and which is not changed during program execution.

DIRECT (DIR)

The EA of a direct mode instruction is the contents of the byte following the opcode. This mode is used to fetch a value from any one of the first 256 memory locations with a twobyte instruction.

EXTENDED (EXT)

The EA of an extended mode instruction is the contents of the next two bytes following the opcode. This mode is used to fetch a value from any location in the MC146805G2 memory location, I/O, RAM, and ROM, with a three-byte instruction.

INDEXED (IX, IX1, IX2)

The EA of an indexed mode instruction is determined by the contents of the X-register being added to an offset. The offset can be either zero, 8-bit, or 16-bit. For zero offset (IX), the X-register is the EA. For 8-bit offset (IX1), the result of the X-register contents added to the byte following the opcode is the EA. For 16-bit offset (IX2), the result of the Xregister contents added to the concatenated contents of the two bytes following the opcode is the EA.

RELATIVE (REL)

The EA of a relative mode instruction depends upon whether or not the branch is taken. If a branch is taken, EA is formed by adding the byte following the opcode to the value of the program counter, and the program counter is loaded with the EA. If no branch is required, EA is equal to the contents of the program counter.

BIT SET/CLEAR (BSC)

The EA of a Bit Set/Clear mode instruction is contained in the byte following the opcode. The actual bit which is to be set or cleared is contained in the lower four bits (nibble) of the opcode.

BIT TEST AND BRANCH (BTB)

This addressing mode combines direct, relative and bit addressing. The EA of this instruction is the contents of the byte following the opcode (direct mode), if no branch is taken. If a branch is taken, the EA becomes the result of the second byte following the opcode being added to the value of the program counter (similar to relative mode). The actual bit which is to be tested is contained in the lower four bits (nibble) of the opcode.

INHERENT (INH)

This addressing mode has no EA since all information necessary to carry out the instruction is contained in the opcode.

For More Information On This Product, Go to: www.freescale.com

M68AC05 INSTRUCTION SET

The following table is an alphabetical listing of the instructions available to the M68HC05 MCU user. In listing all the factors necessary to program, the table uses the following symbols:

Condition Code Symblols

- H Half Carry (Bit 4)
- I Interrupt Mask (Bit 3)
- N Negate (Sign Bit 2)
- Z Zero (Bit 1)
- C Carry/Borrow (Bit 0)
- ★ Test and Set if True,
 - (Cleared otherwise)
 - — Not Affected
- ? Load CC Reg. from Stack
- 0 Cleared
- 1 Set

Boolean Operators

()	— Contents of (i.e.) $(M) =$	+	— (inclusive) OR
	means the contents	\oplus	- EXCLUSIVE OR
	of memory location		— NOT
	Μ	-	— negation
	 — is loaded with, 'gets' 		(twos complement)
٠	— AND	×	 multiplication

MPU Registers

A — Accumulator	PC	— Program Counter
ACCA — Accumulator	PCH	— PC High Byte
CC — Condition Code Reg.	PCL	- PC Low Byte
X — Index Register	SP	— Stack Pointer
M — Any memory location	REL	 Relative Address
(one byte)		

Addressing Modes	(Abbreviation)	Opera	nds
Inherent	INH	none	
Immediate	IMM	ii	
Direct (for bit	DIR	dd	
test instructions)		dd	rr
Extended	EXT	hh	11
Indexed 0 Offset	IX	none	
Indexed 1-Byte	IX1	ff	
Indexed 2-Byte	IX2	ee	ff
Relative	REL	rr	

INSTRUCTIONS, ADDRESSING MODES, AND EXECUTION TIMES

a	F ບ	reesca #	ile Se	miconducto #	pr, Inc.
Code	Ζ	4•		4•	4 •
ition	Z	*		**	**
Condition Code	_			, tak zi	
	I	\$		4 •	
Bytes Cycles		3 2 4	ი 4 ო	0 6 4 6 9 9 9	0 6 4 6 4 6
Bytes		3 2 2	- 7 M	- 10 3 3 5 5	- 0 0 0 0 0
ding naľ)	Operand	=	Ħ	= #	= #
Aachine Codin (hexadecimal)		ii dd	ee tt	t ee hh t ee	∺ th th th th th th th th th th th th th
Machine Coding (hexadecimal)	Opcode	A9 B9 C9	D9 F9	AB BB CB CB CB CB CB FB FB	A4 C4 F4 F4 F4
Addressing Mode for	Operand	IMM DIR EXT	X X X	IMM DIR EXT IX2 IX1 IX	TIMIM DIR EXT IX2 IX1 IX1
Boolean	Expression	ACCA ACCA + M + C		ACCA • ACCA + M	ACCA • ACCA • M
Operation		Add with Carry		Add	Logical AND
Source Form(c)		(opr) DC (opr)	Inform	(Jdo) OO afion On This Pr ww.freescale.co	(obr) odłuct,

	scale Sen	nic	onductor, Inc.	1	
4•	++		 		
4•	\$				
**	4 •		1		
20332	ມດູ	3		с	ო
	~ ~ ~ ~ ~ ~	2	0000000	2	2
dd ff	dd ff	rr	p p p p p p p p p p p p p p p p p p p	rr	rr
38 48 58 68 78	37 47 57 67 77	24	11 15 19 10 11 17	25	27
DIR INH(A) IX1 IX1 IX	DIR INH(A) INH(X) IX1 IX	REL	DIR(b0) DIR(b1) DIR(b2) DIR(b2) DIR(b3) DIR(b4) DIR(b5) DIR(b5) DIR(b7)	REL	REL
 ▲ ● ● ● ● ● ● ● 0 0	b7 b0 C	? C=0	0 ● uW	? C = 1	? Z = 1
Arithmetic Shift Left	Arithmetic Shift Right	Branch if Carry Clear	Clear Bit n in Memory	Branch if Carry Set	Branch if Equal
ASL (opr) ASLA ASLX ASL (opr) SSL (opr)	Boto SRA Motel SRA Motel SRA SR (opr) Motel SR (opr)	erel) BCC (rel)	CLR n' (opr) Ch This Product, eescale.com	BCS (rel)	BEQ (rel)

	· · · · ·	F	re	es	ca	e	Se	miconductor, Inc.
പ	ပ							
Cod	z				1	Ι		↔
Condition Code	z							♦
tondi	-							
	Η					Ι	I	
Bytes Cycles		3	3	3	3	3	3	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Bytes		2	2	2	2	2	2	~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~
Machine Coding (hexadecimal)	Operand	rr	ч	rr	rr	L	L	= #
Machin (hexad	Opcode	28	29	22	24	2F	2E	A5 B5 C5 D5 C5 C5 23 25 25 23 23
Addressing Mode for	Operand	REL	REL	REL	REL	REL	REL	IMM DIR EXT IX1 IX1 IX1 IX IX1 REL REL
Boolean	Expression	5 Н=О	7 H = 1	? (C + Z) = 0	, C = 0	? <u>IRO</u> Pin=1	? <u>IRO</u> Pin=0	ACCA • M ? C = 1 ? (C + X) = 1 ? 1 = 0
Operation		Branch if Half Carry Clear	Branch if Half Carry Set	Branch if Higher	Branch if Higher or Same	Branch if IRO Pin is High	Branch if IRO Pin is Low	Bit Test Memory with A Branch if Lower Branch if Lower or Same Branch if Lower or Same
Source Form(c)		BHCC (rel)	BHCS (rel)	BHI (rel)	o BHS (rel)	et Bill (rel)	₹B IL (rel)	(rel) BMC (rel) BMC (rel) BMC (rel)

		<u> </u>	_E	reę	es e	ca	le	S	ie	m	ic	or	ndy	ict	0	r.,	In	C.			
					**									*							
1						:								1							
1																					
	1			1												_,				=	
e	с	ю	ю	с	വ	ഹ	പ	വ	ല	വ	പ	5	κ	ß	വ	വ	വ	വ	2	പ	ß
2	2	2	2	2	з	ო	ю	m	ю	ო	ო	3	2	ĸ	ო	ო	ო	ო	ო	ო	ო
					r	r	r	r	rr	rr	rr	п		rr	rr	rr	rr	rr	rr	rr	rr
E	٤	٤	٤	۲	pp	pp	pp	pp	pp	pp	pp	pp	r	pp	pp	pp	pp	pp	pp	pp	pp
2B	2D	26	2A	20	01	03	05	07	60	0B	ŌŌ	0F	21	00	02	04	90	08	0A	ပ္ပ	OE
REL	REL	REL	REL	REL	DIR(b0)	DIR(b1)	DIR(b2)	DIR(b3)	DIR(b4)	DIR(b5)	DIR(b6)	DIR(b7)	REL	DIR(b0)	DIR(b1)	DIR(b2)	DIR(b3)	DIR(b4)	DIR(b5)	DIR(b6)	DIR(b7)
? N = 1	7 = 1	ζ Z = 0	? N=0	7 1=1	? Bit n of $M = 0$? 1=0	? Bit n of M=1							
Branch if Minus	Branch if I Bit is Set	Branch if Not Equal	Branch if Plus	Branch Always	Branch if Bit n of M = 0								Branch Never	Branch if Bit n of M = 1							
BMI (rel)	BMS (rel)	BNE (rel)	BPL (rel)	BRA (rel)	RCLR n, (opr)	(rel)	In	for	ma	ati	on	On	Hand (rel)	BRSET n. (opr)	(rel)	du	ct,	1			

		F	re)e	SC	a	le	S	er	nie	CO	n	dų	ct	or,	In	IC.			
e	ပ			······				-				-		0						
Cod	z	I														-				
ition	z															0				
Condition Code	-										<i></i>			1	0			:		
	I													1						
Bytes Cycles		2	2	5	വ	ى ك	പ	2	5	9				2	2	2	ო	ო	۵	LC.
Bytes		2	7	7	2	7	7	2	2	2				-	1	2	-	-	7	-
Machine Coding (hexadecimal)	Operand	pp	pp	pp	dd	dd	pp	pp	dd	rr						pp			ff	
Machin (hexac	Opcode	10	12	14	16	18	٩l	10	1E	AD				98	9A	3F	4F	5F	6F	7F
Addressing Mode for	Operand	DIR(b0)	DIR(b1)	DIR(b2)	DIR(b3)	DIR(b4)	DIR(b5)	DIR(b6)	DIR(b7)	REL				HNI	HNI	DIR	INH(A)	INH(X)	IX1	×
Boolean	EXPIESSION	Mn ♦ 1								PC + PC+0002	(SP) ♦ PCL; SP ♦ SP – 0001	(SP) ♦ PCH; SP ♦ SP – 0001	PC + PC + Rel	C bit ♦ 0	bit + 0	M ♦ 00	A # 00	X 🛉 00	M ♦ 00	M = 00
Operation		Set Bit n in Memory								Branch to Subroutine				Clear C Bit	Clear I Bit	Clear				
Source		BSET n, (opr)	Fe	or l	Мо	re	In	for	ma	4 1 S S R (rel)	n O)n	Thi	erc Serc		PLR (opr)	CLRA	CLRX	CLR (opr)	CIR (onr)

.

CMP (opr)	Compare A with Memory	ACCA – M	MM	A1	:=	2	2		-	(
-			DIR	B1	pp	2	e		,) 	>
			EXT	C		n	4				
			IX2	D1	ee ff	ო	2		<u> </u>	,	
			IX1	E1	ff	2	4				
			×	F1		1	3				89
OM (opr)	1's Complement	$M \neq \overline{M} = \$FF - M$	DIR	33	pp	2	5	*			-
MA		$A \neq \overline{A} = \$FF - A$	INH(A)	43		-	ю) 	
XWC		$X \neq \overline{X} = \$FF - X$	(X)HNI	53		-	ю				
(opr) W		$M \neq \overline{M} = \$FF - M$	IX1	63	ff	2	9			.	
)M (opr)		$M \neq \overline{M} = \$FF - M$	×	73		1	5		<u></u>		
TPX (opr)	Compare X with Memory	M-X	MMI	A3	:=	2	2		•••	(
			DIR	B3	dd	2	ო			•)
			EXT	ខ	hh II	m	4				
			IX2	D3		m	ß				
			IX1	E3	Ħ	2	4				
			X	F3		1	3				,
BEC (opr)	Decrement	M ♦ M – 01	DIR	3A	pp	2	5	, 	•••	(1)	
DECA		A # A – 01	INH(A)	4A		-	ო		•) 	6 1
DECX	DEX (same as DECX)	X ♦ X − 01	(X)HNI	5A		-	с				
DEC (opr)		M ♦ M – 01	IX1	6A	Ħ	2	9				
DEC (opr)		M ♠ M – 01	×	٦A		-	5				

		F	re	e	SCá	џе		je	m	İÇ	or)Q	U	C;	0	r,_	In	C		
0	ပ																			
Condition Code	z	**					•									1				
tion	z	4 •					•				1									
ondi	-															1				
	I																			
Bytes Cycles		2 3	4	വ	4 M	<u>د</u>	აო	m	9	പ	5	ო	4	ო	2	2	9	7	9	LC.
Bytes		2	ო	m	~ ~	~	J	~ ~~	2	1	2	ო	ო	2	1	2	ო	ო	7	-
ding al)	Operand		=	Ħ								=	Ħ				=	Ħ		
e Co lecim	Ope	:= pp	ЧЧ	ee	Ħ	P	22		Ħ		pp	ЧЧ	ee	Ħ		pp	ЧЧ	ee	Ħ	
Machine Coding (hexadecimal)	Opcode	A8 B8	ő	D8	88 88	30	24 24	50	ပ္ပ	7C	BC	ပ္ပ	B	С	Ъ	BD	9	8	ED	G
Addressing Mode for	Operand	IMIM DIR	EXT	IX2	××	DIR	INH(A)	INH(X)	IX1	×	DIR	EXT	IX2	IX1	×	DIR	EXT	IX2	IX1	×
Boolean		ACCA ♦ ACCA ⊕ M				M = M + 01	A + A + 01	X A X + 01	M ♠ M + 01	M ♦ M + 01	PC effective address					oC + n (n =	(SP) ♦ PCL; SP ♦ SP – 0001	I PCH; SP	PC Ffective address	
Operation		Exclusive OR A with Memory				Increment		INX (same as INCX)			dmnc					Jump to Subroutine				
Source Form(s)		EOR (opr)	Fo	or N	/ore	BUC (onr)	NCA	PCX CX	ENC (opr	SVC (opr)	MIP (opr)		hi	s I	Pro	BSR (opr)	ct			

Source	Operation	Boolean	Addressing Mode for	Machin (hexa	Machine Coding (hexadecimal)	Bytes Cycles	Cycles	င့	Condition Code	in Co
		Expression	Operand	Opcode	Operand		1	I	– z	N
NEG (opr)	Negates (2's Complement)		DIR	30	dd	2	თ			••
NEGA		$A \blacklozenge - A$		40			ω 			
NEGX			INH(X)	50			ω 		_	
NEG (opr)				60	ff	2	ნ	-		
NEG (opr			×	70			ഗ			
NOP	No Operation		INH	9D			2			
ORA (opr)	Inclusive OR	ACCA 🜢 ACCA + M	IMM	AA	=:	2	2			
			DIR	ΒA	dd	2	ω			
			EXT	CA	hh II	ω	4			
			IX2	DA	ee ff	ω	თ 			
			IX1	ΕA	ff	2	4			
			іх	FA		-	ω			
ROL (opr)	Rotate Left through Carry		DIR	39	dd	2	5			•••
ROLA			INH(A)	49			ω			
ROLX			INH(X)	59		_ _	ω			
ROL (opr)		C b7 b0 C	IX1	69	ff	2	6			
ROL (opr			×	79		<u> </u>	თ 			


LSL (opr) LSLA LSLX LSL (opr) LSL (opr) LSR (opr) LSRX LSR (opr) LSRA MUL LDA (opr) LSR (opr) LDX (opr) Logical Shift Left Load A from Memory Unsigned Multiply Logical Shift Right Load X from Memory \times ACCA
M ♠ ≤ 0 C b7 b7 рО Ю • IMM DIR EXT IX2 IX1 INH(A) DIR INH(A) INH(X) DIR EXT IX2 IX1 $\ge \overline{\ge}$ DIR $\ge \overline{>}$ Ē FE DE DE DE DE DE 34 54 74 38 48 58 68 Р6 Р6 Р6 42 dd ee ff hh dd ii dd ff ŧ dd ŧ \pm = f = N د_ \sim N N $N \ \omega \ \omega \ N \ N$ -د_ _ ບວບພວ ຫດພພຫ **Λω4υ4** 4ω σμων ω 0 1 0 4\$ 1 **4** 4\$ 4\$ 4\$ **4** 4\$ For More Information On This Product, Go to: Www.freescale.com 0

Free	esq	cal	e S	emi	cond	lu	ct	or	, I	n	C		
\$\$		ack)	4			41	•					1	
4 •		n Sti	4b			(
**		fror	4 •		-	41	•						
	1	(Loaded from Stack)	4		I								-
		(Lo	4										
ມດບບບ	2	6			9	2	ო	4	2	4	ო	2	2
0 0 -	1	L			1	2	2	ო	n	2	-	1	,
								=	Ħ				
dd #						:=	pp	hh	ee	Ŧ			
36 46 56 66 76	9C	80			81	A2	B2	C2	D2	E2	F2	66	9B
DIR INH(A) IX1 IX1 IX	INH	HNI	-		HNI	MMI	DIR	EXT	IX2	IX1	×	INH	IZ
C b7 b0 C	SP ♦ \$00FF	SP \ SP + 0001; CC \ (SP	SP & SP + 0001; ACCA (SP) SP & SP + 0001; X & (SP)	SP & SP + 0001; PCH & (SP) SP & SP + 0001; PCL & (SP	SP & SP + 0001; PCH (SP) SP & SP + 0001; PCL (SP)	ACCA A ACCA - M - C						C bit ♦ 1	l bit ∉ 1
Rotate Right through Carry	Reset Stack Pointer	Return from Interrupt			Return from Subroutine	Subtract with Carry						Set C Bit	Set Bit
ROR (opr) RORA RORX ROR (opr)	SP WC	⊥ Ine In Go	nforr to: v	natio	S ⊢ n¤On 1 freese	BC (opr)	5 P	roc	duc	×t,		SEC	SEI

		Fre	es	ca			m	ic	0	nd	UC	to)r,	,	nc	
de	ပ					0					41	•				
Co.	Z	++				4)	, 				4	,				
litior	Z	4 •				(,				()	•	<u> </u>			
Condition Code	-		:		0											
	I															
Bytes Cycles		5 4	5 0	4	2	4	വ	9	ى ك	4	2	ო	4	വ	4	<i>с</i>
Bytes		3	~ ~		-	2	ო	ო	2	-	2	2	ო	ო	2	-
ing I)	and	П	ff				=	ff					=	ff		
Aachine Codin (hexadecimal)	Operand	рр	ee ff			pp	ЧЧ	ee	Ħ		:=	pp	ЧЧ	ee	Ŧ	
hine xade																
Machine Coding (hexadecimal)	Opcode	B7 C7	D7 E7	F7	8E	BF	СF	DF	Ш	Ц	AO	BO	C	DO	ЕO	E0
Addressing Mode for	Operand	DIR EXT	IX2 IX1	×	HNI	DIR	EXT	IX2	IX1	×	IMIM	DIR	EXT	IX2	IX1	×
Boolean	Expression	M ACCA				M∉X					ACCA A ACCA – M					
Operation		Store A in Memory			Enable IRO, Stop Oscillator	Store X in Memory					Subtract					
Source	rorm(s)	STA (opr)	or Mo	ore	JU TOP	TX (opr)	ati	on	0	n T	entropy (apr)	Pr	od	uc	t,	


escale Semicon		o ∣		1
		**		
		**		
				0
10	2	40004	2	2
-	-	00-	-	1
		dd ff		
83	97	30 40 50 70	9F	8F
HNI	INH	DIR INH(A) INH(X) IX1 IX	INH	HNI
PC & PC + 0001 (SP) & PCL; SP & SP - 0001 (SP) & PCH; SP & SP - 0001 (SP) & X; SP & SP - 0001 (SP) & ACCA; SP & SP - 0001 (SP) & CC; SP & SP - 0001 (SP) & CC; SP & SP - 0001 1 bit 4 1 PCH 4 n - 0003 (vector PCL 4 n - 0002 fetch)	X 🛉 ACCA	0 - W	ACCA + X	
Software Interrupt	Transfer A to X	Test for Negative or Zero	Transfer X to A	Enable Interrunts Halt CPU
∑ r ^C More Information On ⁻ Go to: www.freeso	XA	Land ST (opr) Apsta SSTX TST (opr) TST (opr)	TXA	WAIT

Fr




Freescale Semiconductor, Inc. MC68HC805C4 PIN ASSIGNMENTS

40-PIN DUAL-IN-LINE PACKAGE




Ereescale Semiconductor, Inc. MC68HC05C9 (ONLY) PIN ASSIGNMENTS

40-PIN DUAL-IN-LINE PACKAGE



44-LEAD PLCC PACKAGE



*This pin is VPP Go to: WWW.freescale.com

Freescale Semiconductor, Inc. ASCII CHART

	7	۵ د	, ∟	S	+-	כ	>	3	×	>	Z	~		~	1	DEL
	9	- c	م م	ပ	q	Ð	*	D	٩			¥		E	c	0
	ß	۹ C) œ	S	⊢	⊃	>	≥	×	≻	2		_		<	1
SET (7-Bit Code)	4	(a)	(00	ပ	۵	ш	LL.	ഗ	I		-7	¥		Σ	z	0
	R	0 -	- 0	S	4	പ	9	7	8	ნ	••	• •	V	11	^	~:
ASCII CHARACTER	2	SP -	• 2	#	↔	%	ઍ	-	~	-	*	+	•	1	•	/
ASCII CH	-	DLE	DC2	DC3	DC4	NAK	SYN	ETB	CAN	M	SUB	ESC	FS	GS	RS	NS
	0	NUL	STX	ETX	EOT	ENQ	ACK	BEL	BS	HT	Г	5	Ľ	ß	SO	SI
	MS LS Dig. Dig.	0,	- 2	ا ر		Q	9	7	œ	თ	٨	8	ပ	۵	ш	LL.

Freescale Semiconductor, Inc. HEX/DEC CONVERSION

HEXADECIMAL AND DECIMAL CONVERSION

How to use:

Conversion to Decimal: Find the decimal weights for corresponding hexadecimal characters beginning with the least significant character. The sum of the decimal weights is the decimal value of the hexadecimal number.

Conversion to Hexadecimal: Find the highest decimal value in the table which is lower than or equal to the decimal number to be converted. The corresponding hexadecimal character is the most significant. Subtract the decimal value found from the decimal number to be converted. With the difference repeat the process to find subsequent hexadecimal characters.

	By	Byte	œ	7		B	Byte		0
15	Char 12	11	8	7	Char	4	3	Char	0
XəHe	Dec	Нех	Dec	Нех		Dec	Нех		Dec
	0	0	0	0		0	0		0
	4,096	-	256	-		16	-		-
	8,192	2	512	2		32	2		2
	12,228	б	768	с		48	ო		ო
	16,384	4	1,024	4		2	4		4
	20,480	D	1,280	5		8	ى ك		2
	24,576	9	1,536	9		8	9		9
	28,672	7	1,792	7		112	7		7
ω	32,768	8	2,048	ω		128	8		8
6	36,864	6	2,304	6		14	ი		6
∢	40,960	٩	2,560	۷		160	∢		10
ш	45,056	В	2,816	В		176	В		1
ပ	49,152	с	3,072	ပ		192	ပ		12
_	53,248	۵	3,328	۵		208	۵		13
	57,344	ш	3,584	ш		224	ш		14
	61,440	ш	3,840	L		240	щ		15





MECHANICAL DATA

HEX/DEC CONVERSION ASCII CHART



MEMORY MAPS

REGISTER/CONTROL BIT ASSIGNMENTS



INSTRUCTIONS ADDRESSING MODES EXECUTION TIMES

MECHANICAL DATA

HEX/DEC CONVERSION ASCII CHART

The MC68HC05 Family of HCMOS devices covered in this reference guide are as follows:

MC68HC05C4 MC68HC05C8 MC68HC05C9 MC68HC705C8 MC68HC805C4 MC68HCL05C4 MC68HCL05C8 MC68HSC05C4

Motorola reserves the right to make changes without further notice to any product herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola products could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and 😬 are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Mfax is a trademark of Motorola, Inc.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 303-675-2140 or 1-800-441-2447 Mfax[™]. RMFAX0@email.sps.mot.com – TOUCHTONE 602-244-6609 – US & Canada ONLY 1-800-774-1848

INTERNET: http://motorola.com/sps

JAPAN: Nippon Motorola Ltd.; SPD, Strategic Planning Office, 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan. 81–3–5487–8488

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

