

# Specifications and Applications Information

### M6800 CLOCK GENERATOR

Intended to supply the non-overlapping  $\phi 1$  and  $\phi 2$  clock signals required by the microprocessor, this clock generator is compatible with 1.0, 1.5, and 2.0 MHz versions of the MC6800. Both the oscillator and high capacitance driver elements are included along with numerous other logic accessory functions for easy system expansion.

Schottky technology is employed for high speed and PNP-buffered inputs are employed for NMOS compatibility. A single +5 V power supply, and a crystal or RC network for frequency determination are required.



### MC6875A M6800 TWO-PHASE **CLOCK GENERATOR/DRIVER** SCHOTTKY MONOLITHIC INTEGRATED CIRCUIT L SUFFIX CERAMIC PACKAGE CASE 620-02 PIN CONNECTIONS 1 16 ⊐ Vcc X1 m X2 🗆 2 15 ⊐ MPU φ1 Extin ⊏ з 14 Reset Output 13 ⊐ MPU φ2 4 x fo ⊏ 4 12 Power-On Reset 2 x fo ⊏ 5 Memory 11 DMA/Ref Grant 6 Ready Bus ¢2 ⊏ 7 10 DMA/Ref Reg Ground C 9 Memory Clock 8 ORDERING INFORMATION

**MC6875** 

# MC6875, MC6875A

### **ABSOLUTE MAXIMUM RATINGS** (Unless otherwise noted $T_A = 25^{\circ}C$ .)

| Rating   | Symbol           | Value                   | Unit |
|--|------------------|-------------------------|------|
| Power Supply Voltage                                       | Vcc              | +7.0                    | Vdc  |
| Input Voltage  | VI               | +5.5                    | Vdc  |
| Operating Ambient Temperature Range<br>MC6875L<br>MC6875AL | TA               | 0 to +70<br>-55 to +125 | °C   |
| Storage Temperature Range                                  | T <sub>stg</sub> | -65 to +150             | °C   |
| Operating Junction Temperature                             | ТJ               | 175                     | °c   |

NOTE: Operation of the MC6875AL over the full military temperature range (to maximum T<sub>A</sub>) will result in excessive operating junction temperature.

The use of a clip on 16 pin heat sink similar to AAVID Engineering, Inc., Model 5007 ( $R_{\theta CA} = 18^{\circ}C/W$ ) is recommended above  $T_A \approx 95^{\circ}C$ .

#### **RECOMMENDED OPERATING CONDITIONS**

| Rating                              | Symbol | Value          | Unit |
|-------------------------------------|--------|----------------|------|
| Power Supply Voltage                | Vcc    | +4.75 to +5.25 | Vdc  |
| Operating Ambient Temperature Range | TA     | 0 to +70       | °C   |

Contact AAVID Engineering, Inc. 30 Cook Court Laconia, New Hampshire 03246 Tel. (603) 524-4443

#### **OPERATING DYNAMIC POWER SUPPLY CURRENT**

| Characteristic   | Symbol | Min | Тур | Max | Unit |
|--|--------|-----|-----|-----|------|
| Power Supply Currents  |        |     |     | 1   |      |
| (V <sub>CC</sub> = 5.25 V, f <sub>osc</sub> = 8.0 MHz, V <sub>IL</sub> = 0 V, V <sub>IH</sub> = 3.0 V) |        |     | 1   | 1   |      |
| Normal Operation   | ICCN   | -   | - 1 | 150 | mA   |
| (Memory Ready and DMA/Refresh Request Inputs at  |        |     | 1   | 1   |      |
| High Logic State)  |        |     |     |     |      |
| Memory Ready Stretch Operation   | ICCMR  | -   | -   | 135 | mA   |
| (Memory Ready Input at Low Logic State;  |        |     | - · |     | 1    |
| DMA/Refresh Request Input at High Logic State)   |        |     |     |     |      |
| DMA/Refresh Request Stretch Operation  | ICCDR  | -   | -   | 135 | mA   |
| (Memory Ready Input at High Logic State;   |        |     | (   | 4   | ł    |
| DMA/Refresh Request Input at Low Logic State)  |        |     |     |     |      |

### **ELECTRICAL CHARACTERISTICS**

(Unless otherwise noted specifications apply over recommended power supply and temperature ranges. Typical values measured at V<sub>CC</sub> = 5.0 V and T<sub>A</sub> = 25<sup>o</sup>C.)

| Characteristic   | Symbol          | Min                   | Тур | Max                   | Unit                                      |
|--|-----------------|-----------------------|-----|-----------------------|---|
| Output Voltage – High Logic State<br>MPU ¢1 and ¢2 Outputs                       |                 |                       |     |                       | v   |
| (V <sub>CC</sub> = 4.75 V, I <sub>OHM</sub> = -200 µA)                           | ∨онм            | V <sub>CC</sub> - 0.6 | -   | -                     |   |
| (V <sub>CC</sub> = 5.25 V, I <sub>OHMK</sub> = +5.0 mA)                          | Vонмк           | -                     | -   | V <sub>CC</sub> + 1.0 |   |
| Bus $\phi$ 2 Output  |                 |                       |     |                       | V   |
| (V <sub>CC</sub> = 4.75 V, 1 <sub>OHB</sub> = -10 mA)                            | VOHB            | 2.4                   | -   | - (                   |   |
| (V <sub>CC</sub> = 5.25 V, I <sub>OHBK</sub> = +5.0 mA)                          | VOHBK           |                       | -   | V <sub>CC</sub> + 1.0 |   |
| 4 x fo Output  |                 |                       |     |                       | V   |
| (V <sub>CC</sub> = 4.75 V, V <sub>IH</sub> = 2.0 V, I <sub>OH4X</sub> = -500 μA) | VOH4X           | 2.4                   |     | -                     |   |
| 2 x fo, DMA/Refresh Grant and Memory Clock Outputs                               | Vон             | 2.4                   | -   | -                     | V   |
| (V <sub>CC</sub> = 4.75 V, I <sub>OH</sub> = -500 μA)                            |                 |                       |     |                       |   |
| Reset Output   | VOHR            | 2.4                   |     | -                     | V I                                       |
| $(V_{CC} = 4.75 V, V_{1H} = 3.3 V, I_{OHR} = -100 \mu A)$                        |                 |                       |     |                       |   |
| Output Voltage – Low Logic State   | 1               |                       |     |                       | 1. A. |
| MPU $\phi$ 1 and $\phi$ 2 Outputs  |                 | 1                     |     |                       | v   |
| (V <sub>CC</sub> = 4.75 V, I <sub>OLM</sub> = +200 μA)                           | VOLM            | -                     | -   | 0.4                   |   |
| (V <sub>CC</sub> = 4.75 V, I <sub>OLMK</sub> = -5.0 mA)                          | VOLMK           |                       | _   | -1.0                  | ]   |
| Bus $\phi$ 2 Output  |                 |                       |     |                       | v   |
| (V <sub>CC</sub> = 4.75 V, I <sub>OLB</sub> = +48 mA)                            | VOLB            |                       | -   | 0.5                   |   |
| (V <sub>CC</sub> = 4.75 V, I <sub>OLBK</sub> = -5.0 mA)                          | VOLBK           | -                     |     | -1.0                  |   |
| 4 × fo Output  |                 |                       |     |                       | v   |
| (V <sub>CC</sub> = 4.75 V, V <sub>IL</sub> = 0.8 V, I <sub>OL4X</sub> = 16 mA)   | VOL4X           | -                     |     | 0.5                   |   |
| 2 x fo, DMA/Refresh Grant and Memory Clock Outputs                               | Vol             | -                     | _   | 0.5                   | v   |
| $(V_{CC} = 4.75 \text{ V}, 1_{OL} = 16 \text{ mA})$                              |                 |                       |     |                       |   |
| Reset Output   | VOLR            | -                     |     | 0.5                   | · •                                       |
| $(V_{CC} = 4.75 V, V_{1L} = 0.8 V, I_{OLR} = 3.2 mA)$                            |                 |                       |     |                       |   |
| Input Voltage – High Logic State   |                 | 1 1                   |     | } 1                   | v   |
| Ext. In, Memory Ready and DMA/Refresh Request Inputs                             | VIH             | 2.0                   | -   | -                     |   |
| Input Voltage – Low Logic State  |                 |                       |     |                       | V   |
| Ext. In, Memory Ready and DMA/Refresh Request Inputs                             | V <sub>IL</sub> | 1 - 1                 | -   | 0.8                   |   |
|  |                 |                       |     |                       |   |
| Input Thresholds – Power-On Reset Input (See Figure 2)                           |                 | 1 {                   |     |                       | v   |
| Output Low to High   | VILH            |                       | 2.8 | 3.6                   |   |
|  |                 | 0.8                   | 1.4 | _                     |   |
| Input Clamp Voltage MC6875L  | Vik             | -                     |     | -1.0                  | v   |
| (V <sub>CC</sub> = 4.75 V, I <sub>IC</sub> = -5.0 mÅ) MC6875AL                   |                 | 1 - 1                 |     | -1.5                  |   |
| Input Current – High Logic State   |                 |                       |     |                       |   |
| Ext. In, Memory Ready and DMA/Refresh Request Inputs                             | <u>чн</u>       | 1 - 1                 | -   | 25                    | μA  |
| (V <sub>CC</sub> = 4.75 V, V <sub>IH</sub> = 5.0 V)                              |                 | 1 (                   |     |                       |   |
| Power-On Reset   | 1 เคลี          | 1 - 1                 | -   | 50                    | μA  |
| (V <sub>CC</sub> = 5.0 V, V <sub>IHR</sub> = 5.0 V)                              |                 | 1 1                   |     |                       |   |
| Input Current – Low Logic State  |                 |                       |     |                       |   |
| Ext. In, Memory Ready and DMA/Refresh Request Inputs                             | ի կլ            | ) - (                 | -   | -250                  | μA  |
| (V <sub>CC</sub> = 5.25 V, V <sub>IL</sub> = 0.5 V)                              |                 | ] [                   |     |                       |   |
| Power-On Reset Input   |                 | ] - [                 |     | -250                  | μA  |
| (V <sub>CC</sub> = 5.25 V, V <sub>IL</sub> = 0.5 V)                              |                 | 1 1                   |     |                       |   |

### SWITCHING CHARACTERISTICS

(These specifications apply whether the Internal Oscillator (see Figure 9) or an External Oscillator is used (see Figure 10). Typical values measured at  $V_{CC}$  = 5.0 V,  $T_A$  = 25°C, fo = 1.0 MHz (see Figure 8).

| Characteristic  | Symbol              | Min | Тур              | Max         | Unit        |  |  |  |  |
|---|---------------------|-----|------------------|-------------|-------------|--|--|--|--|
| MPU Ø1 AND Ø2 CHARACTERISTICS                                 |                     |     |                  |             |             |  |  |  |  |
| Output Period (Figure 3)                                      | to                  | 500 |                  | . –         | ns          |  |  |  |  |
| Pulse Width (Figure 3)  | <sup>t</sup> PWM    |     | 4                |             | ns          |  |  |  |  |
| (fo = 1.0 MHz)  | {                   | 400 | -                | -           | ,           |  |  |  |  |
| (fo = 1.5 MHz)  | 1                   | 230 |                  |             |             |  |  |  |  |
| (fo = 2.0 MHz)  |                     | 180 | _                |             |             |  |  |  |  |
| Total Up Time (Figure 3)                                      | <sup>t</sup> UPM    |     |                  |             | ns          |  |  |  |  |
| (fo = 1.0 MHz)  | 1                   | 900 | . <del>-</del> 1 | -           |             |  |  |  |  |
| (fo = 1.5 MHz)  |                     | 600 |                  | ·           |             |  |  |  |  |
| (fo = 2.0 MHz)  |                     | 440 | -                | -           |             |  |  |  |  |
| Delay Time Referenced to Output Complement (Figure 3)         |                     |     |                  |             |             |  |  |  |  |
| Output High to Low State (Clock Overlap at 1.0 V)             | <sup>t</sup> PLHM   | 0   | . – .            | -           | ns          |  |  |  |  |
| Delay Times Referenced to 2 x fo (Figure 4 MPU $\phi$ 2 only) | 1                   |     |                  |             |             |  |  |  |  |
| Output Low to High Logic State                                | <sup>t</sup> PLHM2X | -   | -                | 85          | ns          |  |  |  |  |
| Output High to Low Logic State                                | <sup>†</sup> PHLM2X | -   | _                | 70          | ns          |  |  |  |  |
| Transition Times (Figure 3)                                   | ) )                 |     |                  |             |             |  |  |  |  |
| Output Low to High Logic State                                | <sup>t</sup> TLHM   | -   |                  | 25          | ns          |  |  |  |  |
| Output High to Low Logic State                                | <sup>t</sup> THLM   | -   | -                | 25          | ns          |  |  |  |  |
| BUS ¢2 CHARACTERISTICS  |                     |     |                  |             |             |  |  |  |  |
| Pulse Width - Low Logic State (Figure 4)                      | tPWLB               |     |                  |             | ns          |  |  |  |  |
| (fo = 1.0 MHz)  |                     | 430 | -                |             |             |  |  |  |  |
| (fo = 1.5 MHz)  |                     | 280 |                  |             |             |  |  |  |  |
| (fo = 2.0 MHz)  | ]                   | 210 | -                | -           |             |  |  |  |  |
| Pulse Width — High Logic State                                | <sup>t</sup> PWHB   |     |                  |             | ns .        |  |  |  |  |
| (fo = 1.0 MHz)  |                     | 450 | -                |             |             |  |  |  |  |
| (fo = 1.5 MHz)  |                     | 295 | -                | -           |             |  |  |  |  |
| (fo = 2.0 MHz)  |                     | 235 | -                |             | 5. S. S. S. |  |  |  |  |
| Delay Times – (Referenced to MPU $\phi$ 1) (Figure 4)         | 1                   |     |                  |             |             |  |  |  |  |
| Output Low to High Logic State                                | TPLHBM1             |     |                  |             | ns          |  |  |  |  |
| (fo = 1.0 MHz)  |                     | 480 | _                | _           |             |  |  |  |  |
| (fo ≈ 1.5 MHz)  |                     | 320 |                  |             |             |  |  |  |  |
| (fo = 2.0 MHz)  |                     | 240 |                  | -           |             |  |  |  |  |
| Output High to Low Logic State                                | <sup>t</sup> PHLBM1 |     |                  |             |             |  |  |  |  |
| $(C_{L} = 300 \text{ pF})$                                    |                     | -   | - 1              | 25          |             |  |  |  |  |
| $(C_{L} = 100  pF)$   |                     | -   | - 1              | 20          |             |  |  |  |  |
| Delay Times (Referenced to MPU $\phi$ 2) (Figure 4)           |                     |     |                  | 1. S. A. M. |             |  |  |  |  |
| Output Low to High Logic State                                | <sup>t</sup> PLHBM2 | -30 | ~                | +25         | ns          |  |  |  |  |
| Output High to Low Logic State                                | <sup>t</sup> PHLBM2 | 0   | -                | +40         | ns          |  |  |  |  |
| Transition Times (Figure 4)                                   |                     |     |                  |             |             |  |  |  |  |
| Output Low to High Logic State                                | <sup>t</sup> TLHB   | -   | - 171            | 20          | - ns        |  |  |  |  |
| Output High to Low Logic State                                | <sup>t</sup> THLB   | -   | -                | 20          | ns          |  |  |  |  |
| SWITCHING CHARACTERISTICS (continued)                         |                     |     |                  | •           |             |  |  |  |  |
| Characteristic  | Symbol              | Min | Тур              | Max         | Unit        |  |  |  |  |
| MEMORY CLOCK CHARACTERISTICS                                  |                     | h   | 4                | J           |             |  |  |  |  |
| Delay Times (Referenced to MPU $\phi$ 2) (Figure 4)           | 1                   | 1   | T                |             |             |  |  |  |  |
| Output Low to High Logic State                                | <sup>t</sup> PLHCM  | -50 | -                | +25         | ns          |  |  |  |  |
| Output High to Low Logic State                                | <sup>t</sup> PHLCM  | 0   | -                | +40         | ns          |  |  |  |  |
| Delay Times (Referenced to 2 x fo) (Figure 4)                 | 1                   |     |                  |             |             |  |  |  |  |
| Output Low to High Logic State                                | TPLHC2X             | -   | -                | 65          | ns          |  |  |  |  |
| Output High to Low Logic State                                | <sup>t</sup> PHLC2X | -   | -                | 85          | ns          |  |  |  |  |
| Transition Times (Figure 4)                                   |                     |     |                  |             | ]           |  |  |  |  |
| Output Low to High State                                      | <sup>t</sup> TLHC   | -   | - 1              | 25          | ns          |  |  |  |  |
| Output High to Low State                                      | <sup>t</sup> THLC   | -   | -                | 25          | ns          |  |  |  |  |

| 2 x fo CHARACTERISTICS                             |                    |      |          |          |          |
|--|--------------------|------|----------|----------|----------|
| Delay Times (Referenced to 4 x fo) (Figure 4)      |                    |      |          |          |          |
| Output Low to High Logic State                     | tPLH2X             | -    |          | 50       | ns       |
| Output High to Low Logic State                     | <sup>t</sup> PHL2X | -    | -        | 65       | ns       |
| Delay Time (Referenced to MPU $\phi$ 1) (Figure 4) |                    |      |          |          |          |
| Output High to Low Logic State                     | TPHL 2XM1          |      |          |          | ns       |
| (fo = 1.0 MHz)                                     |                    | 365  | _        | -        |          |
| (fo = 1.5 MHz)                                     |                    | 220  |          | ] _      |          |
| Transition Times. (Figure 4)                       |                    |      |          |          |          |
| Output Low to High Logic State                     | TLH2X              |      | -        | 25       | ns       |
| Output High to Low Logic State                     | THL2X              | —    | _        | 25       | ns       |
| 4 × fo CHARACTERISTICS                             |                    |      |          |          |          |
| Delay Times (Referenced to Ext. In) (Figure 4)     |                    |      |          |          |          |
| Output Low to High Logic State                     | TPLH4X             |      | -        | 50       | ns       |
| Output High to Low Logic State                     | TPHL4X             |      | _        | 30       | ns       |
| Transition Time (Figure 4)                         | 1                  |      |          |          |          |
| Output Low to High Logic State                     | tTI H4X            | _    | -        | 25       | ns       |
| Output High to Low Logic State                     | THL4X              | —    | _        | 25       | ns       |
| MEMORY READY CHARACTERISTICS                       |                    |      |          |          | L        |
| Set-Up Times (Figure 5)                            |                    |      |          |          |          |
| Low Input Logic State                              | tsmRi              | 55   |          | -        | ns       |
| High Input Logic State                             | tSMRH              | 75   |          | -        | ns       |
| Hold Time (Figure 5)                               |                    |      |          |          |          |
| Low Input Logic State                              | THMBL              | 10   | _        | -        | ns       |
| DMA/REFRESH REQUEST CHARACTERISTICS                | 4                  | ···- | L        |          | <u> </u> |
| Set-Up Times (Figure 6)                            |                    |      |          | 1        |          |
| Low Input Logic State                              | tspr               | 65   | -        |          | ns       |
| High Input Logic State                             | <sup>t</sup> SDRH  | 75   | -        | -        | ns       |
| Hold Time (Figure 6)                               |                    |      |          |          |          |
| Low Input Logic State                              | THDBL              | 10   | _        |          | ns       |
| DMA/REFRESH GRANT CHARACTERISTICS                  |                    |      | L        |          | تا       |
| Delay Time Beferenced to Memory Clock (Figure 6)   |                    |      |          | 1        |          |
| Output Low to High Logic State                     | teruc              | -15  | · -      | +25      |          |
| Output High to Low Logic State                     | TPHIG              | -25  | _        | +15      | ns       |
| Transition Times (Figure 6)                        |                    |      |          |          |          |
| Output Low to High Logic State                     | TTING              | _    | _        | 25       | ns       |
| Output High to Low Logic State                     |                    | _    | _        | 25       | ns       |
| RESET CHARACTERISTICS                              |                    |      | L        | L        | L        |
| Delay Time Beferenced to Power-On Beset (Figure 7) |                    |      | <u> </u> | <u> </u> |          |
| Output Low to High Logic State                     |                    | _    | -        | 1000     | ns       |
| Output High to Low Logic State                     |                    | _    | _        | 250      | ns       |
| Transition Times (Figure 7)                        | - THEN             |      |          |          |          |
| Output Low to High Logic State                     | TTLHR              | -    | _        | 100      | ns       |
| Output High to Low Logic State                     | THLR               | -    | · -      | 50       | ns       |
|  | 1                  |      |          | 1        |          |

#### DESCRIPTION OF PIN FUNCTIONS

| • 4 x fo                                   | - A free running oscillator at four times the MPU clock rate useful for a system sync signal,                | <ul> <li>BUS</li></ul>             | <ul> <li>An output nominally in phase with MPU \$\$\varphi\$2 having MC8T26A type drive capability.</li> </ul>   |
|--|--|------------------------------------|--|
| 2 x fo                                     | <ul> <li>A free running oscillator at two times the MPU clock rate.</li> </ul>                               | MEMORY CLOCK                       | <ul> <li>An output nominally in phase with MPU \$\phi_2\$ which free runs during a refresh request cycle.</li> </ul>   |
| DMA/REF REQ                                | <ul> <li>An asynchronous input used to freeze the MPU clocks in the</li></ul>                                | <ul> <li>POWER-ON RESET</li> </ul> | <ul> <li>A Schmitt trigger input which controls Reset. A capacitor to ground is required to set the<br/>desired time constant. Internal 50 k resistor to V<sub>CC</sub>. See General Design Suggestions for</li> </ul> |
| REF GRANT                                  | <ul> <li>A synchronous output used to synchronize the refresh or DMA operation to the MPU.</li> </ul>        |                                    | Manual Reset Operation   |
| MEMORY READ                                | $Y = An$ asynchronous input used to freeze the MPU clocks in the $\phi$ 1 low, $\phi$ 2 high state for slow. | <ul> <li>RESET</li> </ul>          | <ul> <li>An output to the MPU and I/O devices.</li> </ul>  |
|  | memory interface.  | <ul> <li>X1, X2</li> </ul>         | <ul> <li>Provision to attach a series resonant crystal or RC network.</li> </ul>   |
| <ul> <li>MPU φ1</li> <li>MPU φ2</li> </ul> | - Capable of driving the ¢1 and ¢2 inputs on two MC6800s.  | EXT IN                             | - Allows driving by an external TTL signal to synchronize the MPU to an external system.   |



FIGURE 1 - BLOCK DIAGRAM











FIGURE 5 – TIMING DIAGRAM FOR MEMORY READY STRETCH OPERATION (Minimum Stretch Shown)

# MC6875, MC6875A



3



FIGURE 7 – POWER ON RESET Input Voltage: 0 to 5.0 V, f = 100 kHz – Puise Width = 1.0  $\mu$ s, t TLH = t THL = 25 ns



#### FIGURE 8 - LOAD CIRCUITS

### NOTE:

Operation of the MC6875AL over the full military temperature range (to maximum  $T_{\mbox{A}}$ ) will result in excessive operating junction temperature.

The use of a clip on 16 pin heat sink similar to AAVID Engineering, Inc., Model 5007 (R $_{\theta CA}$  = 18°C/W) is recommended above T<sub>A</sub>  $\approx$  95°C.

Contact AAVID Engineering, Inc. 30 Cook Court Laconia, New Hampshire 03246 Tel. (603) 524-4443









#### FIGURE 11 – TYPICAL FREQUENCY versus RESISTANCE FOR C VARIABLE

# GE GENERAL

APPLICATIONS INFORMATION

The MC6875 Clock Generator/Driver should be located on the same board and within two inches of the MC6800 MPU. Series damping resistors of 10-30 ohms may be utilized between the MC6875 and the MC6800 on the  $\phi 1$ and  $\phi 2$  clocks to suppress overshoot and reflections.

The V<sub>CC</sub> pin (pin 16) of the MC6875 should be bypassed to the ground pin (pin 8) at the package with a 0.1  $\mu$ F capacitor. Because of the high peak currents associated with driving highly capacitive loads, an adequately large ground strip to pin 8 should be used on the MC6875. Grounds should be carefully routed to minimize coupling of noise to the sensitive oscillator inputs. Unnecessary grounds or ground planes should be avoided near pin 2 or the frequency determining components. These components should be located as near as possible to the respective pins of the MC6875. Stray capacitance near pin 2 or the crystal, can affect the frequency. The can of the crystal should not be grounded. The ground side of the crystal or the C of the R-C oscillator should be connected as directly as possible to pin 8.

Unused inputs should be connected to VCC or ground. Memory Ready,  $\overrightarrow{DMA/Refresh}$  Request and Power-On Reset should be connected to VCC when not used. The External Input should be connected to ground when not used.

#### OSCILLATOR

A tank circuit tuned to the desired crystal frequency connected between terminals X<sub>1</sub> and X<sub>2</sub> as shown in Figure 12, is recommended to prevent the oscillator from starting at other than the desired frequency. The 1k $\Omega$  resistor reduces the Q sufficiently to maintain stable crystal control. Crystal manufacturers may recommend a capacitance (CL) to be used in series with the crystal for optimum performance at series resonance.

See Figures 9 and 10 for typical oscillator temperature and V<sub>CC</sub> supply dependence for R-C operation.





| TANK                 | CIRCUIT              | CR         | APPROXIMATE CTS KNIGHTS<br>400 REIMANN AVE.<br>CRYSTAL PARAMETERS SANDWICH, IL<br>ENGAR |           | McCOY ELECT. CO.<br>WATTS & CHESTNUTS STS.<br>MT. HOLLY SPRING, PA<br>17065 | TYCO CRYSTAL PRODUCTS<br>3940 W. MONTECITO<br>PHOENIX, AZ<br>95019 |                |                |  |
|----------------------|----------------------|------------|---|-----------|---|--|----------------|----------------|--|
| L <sub>T</sub><br>μH | С <sub>Т</sub><br>pF | RS<br>Ohms | Co<br>pF  | C1<br>mpF | fo<br>MHz   | (815) 786-8411   | (717) 486-3411 | (602) 272-7945 |  |
| 10                   | 150                  | 15-75      | 3-6   | 12        | 4.0   | MP-04A<br>* 390 pF   | 113-31         | 150-3260       |  |
| 4.7                  | 82                   | 8-45       | 4-7   | 23        | 8.0   | MP-080<br>• 47 pF  | 113-32         | 150-3270       |  |

TABLE 1 - OSCILLATOR COMPONENTS

FIGURE 13

### Inductors may be obtained from: Collcraft, Cary, IL 60013 (312) 639-2361



To precisely time a crystal to desired frequency, a variable trimmer capacitor in the range of 7 to 40 pF would typically be used. Note it is not a recommended practice to tune the crystal with a parallel load capacitance.

The table above shows typical values for CT and LT, typical crystal characteristics, and manufacturers' part numbers for 4.0 and 8.0 megahertz operation.

The MC6875 will function as an R-C oscillator when connected as shown in Figure 13. The desired output frequency (M $\phi$ 1) is approximately:



It would be desirable to select a capacitor greater than 15 pF to minimize the effects of stray capacitance. It is also desirable to keep the resistor in the 1 to 5 k  $\Omega$  range. There is a nominal 270  $\Omega$  resistor internally at X1 which is in series with the external R. By keeping the external R as large as possible, the effects due to process variations of the internal resistor on the frequency will be reduced. There will, however, still be some variation in frequency in a production lot both from the resistance variations, external and internal, and process variations of the input switching thresholds. Therefore, in a production system, it is recommended a potentiometer be placed in series with a fixed R between X1 and X2.

#### POWER-ON RESET

As the power to the MC6875 comes up, the Reset Output will be in a high impedance state and will not give a solid V<sub>OL</sub> output level until V<sub>CC</sub> has reached 3.5 to 4.0 V. During this time transients may appear on the clock outputs as the oscillator begins to start. This happens at approximately V<sub>CC</sub> = 3 V. At some V<sub>CC</sub> level above that, where Reset Output goes low, all the clock outputs will begin functioning normally. This phenomenon of the start-up sequence should not cause any problems except possibly in systems with battery back-up memory. The transients on the clock lines during the time the Reset Output is high impedance could initiate the system in some unknown mode and possibly write into the backup memory system. Therefore in battery backup systems, more elaborate reset circuitry will be required.

Please note that the Power-On Reset input pin of the MC6875 is not suitable for use with a manual MPU reset switch if the DMA/Ref Req or Memory Ready inputs are going to be used. The power on reset circuitry is used to initialize the internal control logic and whenever the input is switched low, the MC6875 is irresponsive to the DMA/Ref Req or Memory Ready inputs. This may result in the loss of dynamic memory and/or possibly a byte of slow static memory. The circuit of Figure 14 is recommended for applications which do not utilize the DMA/Ref Req or Memory Ready inputs. The circuit of Figure 15 is recommended for those applications that do.





FIGURE 15 – MANUAL RESET FOR SYSTEMS USING DYNAMIC RAM OR SLOW STATIC RAM IN CONJUNCTION WITH MEMORY READY OR DMA/REFRESH REQUEST INPUTS

