

Published by Motorola Inc. with permission of Mostek, Inc.



## AC CHARACTERISTICS

Cianal	Symbol	Perameter	0 to 70	°C _	- 40° to +	B5°C	Unit	Notes
Signal	Зушьог	Falanietei	Min	Max	Min	Max		110183
XTL1 XTL2	to	Time Base Period, all clock modes	250	1000	250	500	ns	
	tex(H)	External clock pulse width high	90	700	100	390	ns	
	tex(L)	External clock pulse width low	100	700	110	390	ns	
φ	tø	Internal ø clock	2t <sub>0</sub>			2to		
WRITE	tw	Internal WRITE Clock period	4tφ 6tφ			4tф 6tф		Short Cycle Long Cycle
1/0	tdl/O	Output delay from internal WRITE clock	0	1000	0	1200	ns	50 pF plus one TTL load
	tsi/O	Input setup time to internal WRITE clock	1000		1200		ns	
CTRODE	t <sub>l/O-s</sub>	Output valid to STROBE delay	3tф - 1000	Зtф + 250	Зtф - 1200	3tφ + 300	ns	1/0 load = 50 pF + 1 TTL load
STRUBE	<sup>t</sup> sL	STROBE low time	8tφ 250	12tφ + 250	8tφ 300	12tφ + 300	ns	STROBE load = 50 pF+3 TTL loads
	<sup>t</sup> RH	RESET hold time, low	6tφ + 750		6tø + 1000		ns	
RESET	<sup>t</sup> RPOC	RESET hold time, low for power clear	power supply rise time +0.1		power supply rise time +0.15		ms	
EXT INT	<sup>t</sup> EH	EXT INT hold time in active and inactive state	6tø + 750		6tφ + 1000		ns	To trigger interrupt
			2tø		2tø		ns	To trigger timer

0	Demonster	0 to 7	/0+C	- 40 to	+85°C	11-34	0
Symbol		Min	Max	Min	Max	Unit	Conditions
Vcc	Power Supply Voltage	4.5	5.5	4.75	5.25	۷	
VIHEX	External Clock Input High Level	2.4	Vcc	2.4	Vcc	V	
VILEX	External Clock Input Low Level	-0.3	0.6	- 0.3	0.6	۷	
IHEX	External Clock Input High Current	-	100	-	130	μA	$V_{\text{IHEX}} = 2.40$
<b>I</b> ILEX	External Clock Input Low Current	-	- 100	_	- 130	μA	$V_{ILEX} = 0.60$
Vuuvo	Input High Lovel 1/O Bing	2.0	Vcc	2.2	Vcc	V	Standard Pullup
VIHI/0		2.0	13.2	2.2	13.2	ίV.	Open Drain (1)
V <sub>IHR</sub>	Input High Level, RESET	2.0	Vcc	2.2	VCC	V	
VIHEI	Input High Level, EXT INT	2.0	Vcc	2.2	Vcc		
VIL	Input Low Level	-0.3	0.8	- 0.3	0.7	V	(1)
LI I	Input Low Current, All Pins with Standard Pullup Resistor		- 1.6	-	- 1.9	mΑ	V <sub>IN</sub> =0.4 V
	Input Leakage Current, Open Drain Pins,	-	+ 10		+ 18		V <sub>IN</sub> = 13.2 V
<u> </u>	and Inputs with No Pullup Resistor	-	- 5	_	-8	μ-	$V_{IN} = 0.2 V$
ОН	Output High Current Pins with Standard Pullup Resistor	- 100	-	- 90	-	μA	V <sub>OH</sub> = 2.4 V
	Output High Current Direct Drive Rise	- 1.5	-	- 1.3	-	mΑ	V <sub>OH</sub> = 1.5 V
UUHUU			-8.5		- 11		VOH = 0.7 V
loнs	STROBE Output High Current	- 300	-	- 270	-	μA	V <sub>OH</sub> =2.4 V
IOL	Output Low Current	1.8	_	1.65	-	mΑ	V <sub>OL</sub> =0.4 V
OLS	STROBE Output Low Current	5.0	-	4.5	-	mΑ	Vol=0.4 V
1cc	Power Supply Current	-	85		110	mΑ	Outputs Open
PD	Power Dissipation	-	400	-	525	mW	Outputs Open

## DC CHARACTERISTICS (I/O Power Dissipation ≤ 100 mW) (Note 2)

1. RESET and EXT INT have internal Schmitt triggers giving minimum 0.2 V hysteresis.

2. Power dissipation for I/O pins is calculated by  $\Sigma(V_{CC} - V_{IL})$  ( $|I_{IL}|$ ) =  $\Sigma(V_{CC} - V_{OH})(|I_{OH}|) = \Sigma(V_{OL})(|I_{OL}|)$ 

## TIMER AC CHARACTERISTICS

### Definitions:

Error = Indicated time value - actual time value t<sub>psc</sub> = t $\phi$  × Prescale Value

#### Interval Timer Mode:

Single interval error, free running (Note 3)	±6tφ
Cumulative interval error free running (Note 3)	0
Error between two Timer reads (Note 2)	$\pm (t_{DSC} + t\phi)$
Start Timer to stop Timer error (Notes 1, 4)	$\dots + t\phi to - (t_{DSC} + t\phi)$
Start Timer to read Timer error (Notes 1, 2)	$-5t\phi to - (t_{DSC} + 7t\phi)$
Start Timer to interrupt request error (Notes 1, 3)	2t\$ to - 8t\$
Load Timer to Stop Timer error (Note 1)	$\dots + t\phi to - (t_{pos} + 2t\phi)$
Load Timer to read Timer error (Notes 1, 2)	$\dots -5t\phi \pm to - (t_{DSC} + 8t\phi)$
Load Timer to interrupt request error (Notes 1, 3).	– 2tø to – 9tø
Pulse Width Measurement Mode:	
Measurement accuracy (Note 4)	$\dots$ + t $\phi$ to - (t <sub>DSC</sub> + 2t $\phi$ )
Minimum pulse width of EXT INT pin	
Event Counter Mode:	
Minimum active time of EXT INT pin	
Minimum inactive time of EXT INT pin	
	· · ·

#### NOTES:

1. All times which entail loading, starting, or stopping the Timer are referenced from the end of the last machine cycle of the OUT or OUTS instruction.

2. All times which entail reading the Timer are referenced from the end of the last machine cycle of the IN or INS instruction.

3. All times which entail the generation of an interrupt request are referenced from the start of the machine cycle in which the appropriate interrupt request latch is set. Additional time may elapse if the interrupt request occurs during a privileged or multicycle instruction.

4. Error may be cumulative if operation is repetitively performed.











 $\label{eq:FIGURE 5} \begin{array}{l} \mbox{FIGURE 5} - \mbox{DIRECT DRIVE I/O PORT SOURCE CAPABILITY} \\ (\mbox{TYPICAL AT V}_{CC} \mbox{=} 5 \mbox{ V}, \mbox{T}_{A} \mbox{=} 25 \mbox{°C}) \end{array}$ 



FIGURE 7 – MAXIMUM OPERATING TEMPERATURE vs I/O POWER DISSIPATION



FIGURE 8 - MC3870 IDD vs TEMPERATURE (VCC=5 V)



FIGURE 9 - ac TIMING DIAGRAM



NOTE: All measurements are referenced to V\_{1L} max., V\_{1H} min., V\_{0L} max., or V\_{0H} min.



FIGURE 10 - INPUT/OUTPUT ac TIMING

## MC3870 CLOCKS

The time base for the MC3870 may originate from one of four sources. The four configurations are shown in Figure 12. There is an internal 26 pF capacitor between XTL 1 and GND and an internal 26 pF capacitor between XTL 2 and GND. Thus, external capacitors are not necessarily required. In all external clock modes the external time-base frequency is divided by two to form the internal  $\phi$  clock. The external clock frequency is divided by eight during short instruction cycles and is divided by twelve during long instruction cycles as given per instruction in the instruction set towards the end of this data sheet. To get the total instruction cycle time, divide the external clock frequency by eight, invert the number, then multiply by the short number of cycles. Then divide the external clock frequency by twelve and invert the number (Yx) then multiply by the number of long cycles. Add these two numbers to get the number of microseconds per instruction for a given clock frequency.

#### CRYSTAL SELECTION

The use of a crystal as the time base is highly recommended as the frequency stability and reproducability from system-to-system is unsurpassed. The 3870 has an internal divide-by-two to allow the use of inexpensive and widely available TV Color Burst Crystals (3.58 MHz). The following crystal parameters are suggested for 3870 applications:

- a) Parallel Resonance, Fundamental Mode AT-Cut, HC-33/ $\mu$  holder
- b) Frequency Tolerance measured with 18 pF load (0.1% accuracy) drive level 10 mW
- c) Shunt capacitance (Co) = 7 pF max
- d) Series resistance (Rs)

f=1 MHz	Rs=550 ohms max
f=2 MHz	Rs = 300 ohms max
f=3 MHz	Rs = 100 ohms max
f = 3.58 MHz	Rs = 100 ohms max
f=4 MHz	Rs = 100 ohms max











LC Mode

C<sub>external</sub> (optional)

 $\begin{array}{l} \mbox{Minimum } L = 0.1 \mbox{ mH} \\ \mbox{Minimum } Q = 40 \end{array}$ 

Maximum C<sub>external</sub> = 30 pF C = 13 pF ± 1.3 pF + C<sub>external</sub> f =  $\frac{1}{2 \pi \sqrt{LC}}$ 



## FUNCTIONAL PIN DESCRIPTION

#### P0-0 - P0-7 AND P1-0 - P1-7

Ports 1 and 2 are 16 lines which can be individually used as standard TTL-type inputs or latched outputs.

### P4-0 - P4-7 AND P5-0 - P5-7

Ports 4 and 5 are 16 lines which can be individually used as standard, open drain, or direct drive type latched outputs or inputs. Refer to Figure 14 for more information on port options.

### STROBE

This output, which is normally high, provides a single low pulse after valid data is present on port 4 ( $\overline{P4-0} - \overline{P4-7}$ ) during an output instruction.

#### RESET

This active low input is used to reset the internal state of the microcomputer. When allowed to go high, program execution begins at \$000.

#### EXT/INT

This input is an external interrupt. Its active state is software programmable. The input is also used in conjunction with the timer for pulse width measurement and event counting.

#### XTL 1 AND XTL 2

These two inputs interface a crystal (1 to 4 MHz), LC network, RC network, or an external single-phase clock to the microcomputer.

#### TEST

TEST is an input used only in testing the MC3870. For normal circuit functionality, this pin is left unconnected or may be grounded.

## Vcc

This is the power supply input  $(+5 V \pm 10\%)$ .

Pin Name	Description	Туре
P0-0 - P0-7	I/O Port 0	Bidirectional
P1-0 - P1-7	I/O Port 1	Bidirectional
P4-0 - P4-7	I/O Port 4	Bidirectional
P5-0 - P5-7	I/O Port 5	Bidirectional
STROBE	Ready Strobe	Output
EXT INT	External Interrupt	Input
RESET	External Reset	Input
TEST	Test Line	Input
XTL 1, XTL 2	Time Base	Input
V <sub>CC</sub> , GND	Power Supply Lines	Input

#### MC3870 ARCHITECTURE

This section describes the basic functional elements of the MC3870 as shown in the block diagram of Figure 1. A programming model is shown in Figure 12.

#### MAIN CONTROL LOGIC

The Instruction Register (IR) receives the operation code (OP code) or the instruction to be executed from the program ROM via the data bus. During all OP code fetches eight bits are latched into the IR. Some instructions are completely specified by the upper four bits of the OP code. In those instructions the lower four bits are an immediate register address or an immediate 4-bit operand. Once latched into the IR the main control logic decodes the instruction and provides the necessary control gating signals to all circuit elements.

#### ROM ADDRESS REGISTERS

There are four 11-bit registers associated with the  $2K \times 8$  ROM. These are the Program Counter (PO), the Stack Register (P), the Data Counter (DC), and the Auxiliary Data Counter (DC1). The Program Counter is used to address instructions or immediate operands. P is used to save the contents of PO during an interrupt or subroutine call. Thus, P contains the return address at which processing is to resume upon completion of the subroutine or the interrupt routine.

The Data Counter (DC) is used to address data tables. This register is auto-incrementing. Of the two data counters only DC can access the ROM. However, the XDC instruction allows DC and DC1 to be exchanged.

Associated with the address registers is an 11-bit Adder/Incrementer. This logic element is used to increment P0 or DC when required and is also used to add displacements to P0 on relative branches or to add the data bus contents to DC in the ADC (Add Data Counter) instruction.

#### 2048×8 ROM

The microcomputer program and data constants are stored in the program ROM. When a ROM access is required, the appropriate address register (P0 or DC) is gated onto the ROM address bus and the ROM output is gated onto the main data bus. The first byte in the ROM is location zero.

#### SCRATCHPAD AND IS

The scratchpad provides 64 8-bit registers which may be used as general purpose RAM memory. The Indirect Scratchpad Address Register (IS) is a 6-bit register used to address the 64 registers. All 64 registers may be accessed using IS. In addition, the lower order 12 registers may also be directly addressed.

IS can be visualized as holding two octal digits. This division of IS is important since a number of instructions increment or decrement only the least-significant three bits of Is when referencing scratchpad bytes via IS. This makes it easy to reference a buffer consisting of contiguous scratchpad bytes. For example, when the low order octal digit is incremented or decremented IS is incremented from octal 27 (0'27') to 0'20' or is decremented from 0'20' to 0'27'. This feature of the IS is very useful in many program sequences. All six bits of IS may be loaded at one time or either half may be loaded independently.

Scratchpad registers 9 through 15 (decimal) are given mnemonic names (J, H, K, and Q) because of special linkages between these registers and other registers such as

the Stack Register. These special linkages facilitate the implementation of multi-level interrupts and subroutine nesting. For example, the instruction LR K,P stores the lower eight bits of the Stack Register into register 13 (K lower or KL) and stores the upper three bits of P into register 12 (K upper or KU).

## ARITHMETIC AND LOGIC UNIT (ALU)

- 8 Bits-

After receiving commands from the main control logic, the ALU performs the required arithmetic or logic operations (using the data presented on the two input buses) and provides the result on the result bus. The arithmetic operations that can be performed in the ALU are binary add, decimal ad-

just, add with carry, decrement, and increment. The logic operations that can be performed are AND, OR, EXCLUSIVE OR, "1's" complement, shift right, and shift left. Besides providing the result on the result bus, the ALU also provides four signals representing the status of the result. These signals, stored in the Status Register (W), represent CARRY, OVERFLOW, SIGN, and ZERO condition of the result of the operation.

### ACCUMULATOR (A)

The Accumulator (A) is the principal register for data manipulation within the 3870. The A serves as one input to the ALU for arithmetic or logical operations. The result of ALU operations are stored in the A.





## THE STATUS REGISTER (W)

The Status Register (also called the W register) holds five status flags as shown in Figure 13.

#### FIGURE 13 - STATUS REGISTER (W)



#### Summary of Status Bits

 $\begin{array}{l} \mathsf{OVERFLOW} = \mathsf{Carry}_{\textbf{\Phi}} \ \mathsf{CARRY}_6\\ \mathsf{ZERO} = \overline{\mathsf{ALU7}} \Lambda \overline{\mathsf{ALU6}} \Lambda \overline{\mathsf{ALU5}} \Lambda \overline{\mathsf{ALU3}} \Lambda \overline{\mathsf{AU3}} \Lambda \overline{\mathsf{AU3}} \Lambda \overline{\mathsf{AU3}} \Lambda \overline{\mathsf{AU3}} \Lambda \overline{\mathsf{AU3}} \Lambda \overline$ 

### INTERRUPT CONTROL BIT (ICB)

The ICB may be used to allow or disallow interrupts in the MC3870. This bit is not the same as the two interrupt enable bits in the Interrupt Control Port (ICP). If the ICB is set and the MC3870 interrupt logic communicates an interrupt request to the CPU section, the interrupt will be acknowledged and processed upon completion of the first non-privileged instruction. If the ICB is cleared an interrupt request will not be acknowledged or processed until the ICB is set.

## I/O PORTS

The MC3870 provides four complete bidirectional Input/Output ports. These are ports 0, 1, 4, and 5. In addition, the Interrupt Control Port is addressed as port 6 and the binary timer is addressed as port 7. An output instruction (OUT or OUTS) causes the contents of A to be latched into the addressed port. An input instruction (IN or INS) transfers the contents of the port to A (port 6 is an exception which is described later). The schematic of an I/O pin and available output drive options are shown in Figure 14.

An output ready strobe is associated with port 4. This flag may be used to signal a peripheral device that the MC3870 has just completed an output of new data to port 4. The strobe provides a single low pulse shortly after the output operation is completely finished, so either edge may be used to signal the peripheral. STROBE may also be used as an input strobe simply by doing a dummy output of H '00' strobe to port 4 after completing the input operation.

#### FIGURE 14 - I/O PIN CONCEPTUAL DIAGRAM WITH OUTPUT BUFFER OPTIONS



Ports 0 and 1 are Standard Output type only.

Ports 4 and 5 may both be any of the three output options (programmable bit-by-bit).

The  $\overline{\text{STROBE}}$  output is always configured similar to a Direct Drive Output except that it is capable of driving 3 TTL loads. RESET and EXT INT may have standard 6 k $\Omega$  (typical) pullup or may have no pullup. These two inputs have Schmitt trigger inputs with a minimum of 0.2 volts of hysteresis.

#### TIMER AND INTERRUPT CONTROL PORT

The Timer is an 8-bit binary down counter which is software programmable to operate in one of three modes: the Interval Timer Mode, the Pulse Width Measurement Mode, or the Event Counter Mode. As shown in Figure 15, associated with the Timer are an 8-bit register called the interrupt control port, a programmable prescaler, and an 8-bit modulo-N register. A functional logic diagram is shown in Figure 16.

#### **INTERRUPT CONTROL PORT (PORT 6)**

The desired timer mode, prescale value, starting and stopping the timer, active level of the EXT INT pin, and local enabling or disabling of interrupts are selected by outputting the proper bit configuration from the Accumulator to the Interrupt Control Port (port 6) with an OUT or OUTS instruction. Bits within the Interrupt Control Port are defined as follows:

- Bit 0 External Interrupt Enable
- Bit 1 Timer Interrupt Enable
- Bit 2 EXT INT Active Level
- Bit 3 Start/Stop Timer
- Bit 4 Pulse Width/Interval Timer
- Bit 5 +2 Prescale
- Bit 6  $\div$  5 Prescale
- Bit 7 +20 Prescale

A special situation exists when reading the Interrupt Control Port (with IN or INS instruction). The Accumulator is *not* loaded with the content of the ICP; instead, Accumulator bits 0 through 6 are loaded with "0's" while bit 7 is loaded with the logic level being applied to the EXT INT pin, thus allowing the status of EXT INT to be determined without the necessity of servicing an external interrupt request. When reading the Interrupt Control Port (port 6) bit 7 of the Accumulator is loaded with the actual logic level being applied to the EXT INT pin, regardless of the status of ICP bit 2 (the EXT INT Active Level bit); that is, if EXT INT is a + 5 V bit 7 of the Accumulator is set to a logic "1", but if EXT INT is at GND then Accumulator bit 7 is reset to logic "0". This capability is useful in establishing a high speed polled handshake procedure or for using EXT INT as an extra input pin if external interrupts are not required and the Timer is used only in the Interval Timer Mode. However, if it is desirable to read the contents of the ICP then one of the 64 scratchpad registers or one byte of RAM may be used to save a copy of whatever is written to the ICP.

The rate at which the timer is clocked in the External Timer Mode is determined by the frequency of an internal  $\phi$  clock and by the division value selected for the prescaler. (The internal  $\phi$  clock operates at one-half the external time-base frequency). If ICP bit 5 is set and bits 6 and 7 are cleared, the prescaler divides  $\phi$  by 2. Likewise, if bit 6 or 7 is individually set, the prescaler divides  $\phi$  by 5 or 20 respectively. Combinations of bits 5, 6, and 7 may also be selected. For example, if bits 5 and 7 are set while 6 is cleared the prescaler will divide by 40. Thus, possible prescaler values are +2, +5, +10, +20, +40, +100, and +200.

Any of three conditions will cause the prescaler to be reset: whenever the timer is stopped by clearing ICP bit 3, execution of an output instruction to Port 7, (the timer is assigned port address 7), or on the trailing edge transition of the EXT INT pin when in the Pulse Width Measurement Mode. These last two conditions are explained in more detail below.



#### FIGURE 15 - TIMER AND CONTROL PORT BLOCK DIAGRAM

NOTE: See Figure 17 for a more detailed functional diagram.



#### FIGURE 16 - MC3870 TIMER/INTERRUPT FUNCTIONAL DIAGRAM

3-40

MC3870

ω

An OUT or OUTS instruction to Port 7 will load the content of the Accumulator to both the Timer and the 8-bit modulo-N register, reset the prescaler, and clear any previously stored timer interrupt request. As previously noted, the Timer is an 8-bit down counter which is clocked by the prescaler in the Interval Timer mode and in the Pulse Width Measurement Mode. The prescaler is not used in the Event Counter Mode. The modulo-N register is a buffer whose function is to save the value which was most recently outputted to Port 7. The modulo-N register is used in all three timer modes.

Interval Timer Mode - When ICP bit 4 is cleared (logic 0) and at least one prescale bit is set, the Timer operates in the Interval Timer Mode. when bit 3 of the ICP is set the Timer will start counting down from the modulo-N value. After counting down to H '01', the Timer returns to the modulo-N value at the next count. On the transition from H '01' to H 'N' the Timer sets a timer interrut request latch. Note that the interrupt request latch is set by the transition to H 'N' and not be the presence of H 'N' in the timer, thus allowing a full 256 counts if the modulo-N register is preset to H '00'. If bit 1 of the ICP is set, the interrupt request is passed on to the CPU section of the MC3870. However, if bit 1 of the ICP is a logic O the interrupt request is not passed on to the CPU section but the interrupt request latch remains set. If ICP bit 1 is subsequently set, the interrupt request will then be passed on to the CPU section. (Recall from the discussion of the Status Register's Interrupt Control Bit that the interrupt request will be acknowledged by the CPU section only if ICB is set.) Only two events can reset the timer interrupt request latch: when the timer interrupt request latch is acknowledged by the CPU section, or when a new load of the modulo-N register is performed.

Consider an example in which the modulo-N register is loaded with H '64' (decimal 100). The timer interrupt request latch will be set at the 100th count following the timer start and the timer interrupt request latch will repeatedly be set on precise 100 counter intervals. If the prescaler is set at +40 the timer interrupt request latch will be set every 4000  $\phi$  clock periods. For a 2 MHz  $\phi$  clock (4 MHz time-base frequency) this will produce 2 millisecond intervals.

The range of possible intervals is from 2 to 51,200  $\phi$  clock periods (1  $\mu$ s to 25.6 ms for a 2 MHz clock). However, approximately 50  $\phi$  periods is a practical minimum because the time between setting the interrupt request latch and the execution of the first instruction of the interrupt service routine is at least 29  $\phi$  periods (the response time is dependent upon how many privileged instructions are encountered when the request occurs); 29 is based on the timer interrupt occuring at the beginning of a non-privileged short instruction. To establish time intervals greater than 51,200  $\phi$  clock periods is a simple matter of using the timer interrupt service routine to count the number of interrupts, saving the result in one or more of the scratchpad registers until the desired interval, or several time intervals, may be generated.

The Timer may be read at any time and in any mode using an input instruction (IN 7 or INS 7) and may take place "on the fly" without interfering with normal timer operation. Also, the Timer may be stopped at any time by clearing bit 3 of the ICP. The Timer will hold its current contents indefinitely and will resume counting when bit 3 is again set. Recall however that the prescaler is reset whenever the Timer is stopped; thus a series of starting and stopping will result in a cumulative truncation error.

A summary of other timer errors is given in the timing section of their specification. For a free running timer in the Interval Timer Mode the time interval between any two interrupt requests may be in error by  $\pm 6 \phi$  clock periods although the cumulative error over many intervals is zero. The prescaler and Timer generate precise intervals for setting the timer interrupt request latch but the time out may occur at any time within a machine cycle. (There are two types of machine cycles; short cycles which consist of 4  $\phi$  clock periods and long cycles which consist of 6  $\phi$  clock periods.) Interrupt requests are synchronized with the internal machine clock thus, giving rise to the possible  $\pm 6 \phi$  error. Additional errors may arise due to the interrupt request occuring while a privileged instruction or multicycle instruction is being executed. Nevertheless, for most applications all of the above errors are neglibible, especially if the desired time interval is greater than 1 ms.

**Pulse Width Measurement Mode** — When ICP bit 4 is set (logic 1) and at least one prescale bit is set, the Timer operates in the Pulse Width Measurement Mode. This mode is used for accurately measuring the duration of a pulse applied to the EXT INT pin. The Timer is stopped and the prescaler is reset whenever EXT INT is at its inactive level. The active level of EXT INT is defined by ICP bit 2; if cleared, EXT INT is active low; if set, EXT INT is active high. If ICP bit 3 is set, the prescaler and Timer will start counting when EXT INT transitions to the active level. When EXT INT returns to the inactive level the Timer then stops, the prescaler resets, and *if ICP bit 0* is set an external interrupt request latch is set. (Unlike timer interrupts, external interrupts are not latched if the ICP Interrupt Enable bit is not set.)

As in the Interval Timer Mode, the Timer may be read at any time, may be stopped at any time by clearing ICP bit 3, the prescaler and ICP bit 1 function as previously described, and the Timer still functions as an 8-bit binary down counter with the timer interrupt request latch being set on the Timer's transition from H '01' to H 'N'. Note that the EXT INT pin has nothing to do with loading the Timer; its action is that of automatically starting and stopping the Timer and of generating external interrupts. Pulse widths longer than the prescale value times the modulo-N value are easily measured by using the timer interrupts in one or more scratchpad registers.

As for accuracy, the actual pulse duration is typically slightly longer than the measured value because the status of the prescaler is not readable and is reset when the Timer is stopped. Thus, for maximum accuracy, it is advisable to use a small division setting for the prescaler.

Event Counter Mode — When ICP bit 4 is cleared and all prescale bits (ICP bits 5, 6, and 7) are cleared, the Timer operates in the Event Counter Mode. This mode is used for counting pulses applied to the EXT INT pin. If ICP bit 3 is set, the Timer will decrement on each transition from the inactive level to the active level of the EXT INT pin. The prescaler is not used in this mode; but as in the other two timer modes,

3-41

the Timer may be read at any time, may be stopped at any time by clearing ICP bit 3, ICP bit 1 functions previously described, and the timer interrupt request latch is set on the Timer's transition from H '01' to H 'N'.

Normally ICP bit 0 should be kept cleared in the Event Counter Mode; otherwise, external interrupts will be generated on the transition from the inactive level to the active level of the EXT INT pin.

For the Event Counter Mode, the minimum pulse width required on EXT INT is 2  $\phi$  clock periods and the minimum inactive time is 2  $\phi$  clock periods; therefore, the maximum repetition rate is 500 kHz.

**External Interrupts** — When the timer is in the Interval Timer Mode the EXT INT pin is available for non-timer related interrupts. If ICP bit 0 is set, an external interrupt request latch is set when there is a transition from the inactive level to the active level of EXT INT. (EXT INT is an edge-triggered input.) The interrupt request is latched until either acknowledged by the CPU section or until ICP bit 0 is cleared (unlike timer interrupt requests which remain latched even when ICP bit 1 is cleared). External interrupts are handled in the same fashion when the Timer is in the Pulse Width Measurement Mode or in the Event Counter Mode, except that only in the Pulse Width Measurement Mode the external interrupt request latch is set on the trailing edge of EXT INT; that is, on the transition from the active level to the inactive level.

## INTERRUPT HANDLING

When either a timer or an external interrupt request is communicated to the CPU section of the MC3870, it will be acknowledged and processed at the completion of the first non-privileged instruction if the Interrupt Control Bit is not set, the interrupt request will continue until either the Interrupt Control Bit is set and the CPU section acknowledges the interrupt or until the interrupt request is cleared as previously described.

If there is both a timer interrupt request and an external interrupt request when the CPU section starts to process the requests, the timer interrupt is handled first.

When an interrupt is allowed the CPU section will request that the interrupting element pass its interrupt vector address to the Program Counter via the data bus. The vector address for a timer interrupt is H '020'. The vector address for external interrupts is H '0A0'. After the vector address is passed to the Program Counter, the CPU section sends an acknowledge signal to the appropriate interrupt request latch which clears that latch. The execution of the interrupt service routine will then commence. The return address of the original program is automatically saved in the Stack Register, P.

The Interrupt Control Bit of W (Status Register) is automatically reset when an interrupt request is acknowledged. It is then the programmer's responsibility to determine when ICB will again be set (by executing an El instruction). This action prevents an interrupt service routine from being interrupted unless the programmer so desires.

Figure 17 details the interrupt sequence which occurs whether the interrupt request is from an external source via EXT INT or from the MC3870's internal timer. Events are labeled with the letters A through G and are described below.

Event A — An interrupt request must satisfy a hold time requirement as specified in the AC Characteristics in order to guarantee that it is valid on the rising edge of the WRITE clock.

Event B - Event B represents the instruction being executed when the interrupt occurs. The last cycle of B is normally the instruction fetch for the next cycle. However, if B is not a privileged instruction and the CPU's Interrupt Control Bit is set, then the last cycle becomes a "freeze" cycle rather than a fetch. At the end of the freeze cycle the interrupt request latches are inhibited from altering the interrupt daisychain so that sufficient time will be allowed for the daisychain to settle. (If B is a privileged instruction, the instruction fetch is not replaced by a freeze cycle; instead, the fetch is performed and the next instruction is executed. Although unlikely to be encountered, a series of privileged instructions will be sequentially executed without interrupt. One more instruction, called a 'protected' instruction, will always be executed after the last privileged instruction. The last cycle of the protected instruction then performs the freeze.)

The dashed lines on EXT INT illustrate the last opportunity for EXT INT to cause the last cycle of a non-protected instruction to become a freeze cycle.



#### FIGURE 17 - INTERRUPT SEQUENCE

The freeze cycle is a short cycle (4  $\phi$  clock periods) in all cases except where B is the Decrement Scratchpad instruction, in which case the freeze cycle is a long cycle (6  $\phi$  clock periods).

INT REQ goes low on the next negative edge of WRITE if both PRI IN is low and the appropriate interrupt enable bit of the Interrupt Control Port is set. Both INT REQ and WRITE are internal signals.

 $\mbox{Event C} - \mbox{A NO-OP}$  long cycle to allow time for the internal priority chain to settle.

**Event D** – The Program Counter (PO) is pushed to the stack register (P) in order to save the return address. The interrupt circuitry places the lower 8 bits of the interrupt vector address onto the data bus. This is always a long cycle.

Event E - A long cycle in which the interrupt circuitry places the upper 8 bits of the interrupt vector address onto the data bus.

Event F — A short cycle in which the interrupting interrupt request latch is cleared. Also, the CPU's Interrupt Control Bit is cleared, thus disabling interrupts until an El instruction is performed. The fetch of the next instruction from the interrupt address.

 $\ensuremath{\text{Event}}\xspace G$  – Begin execution of the first instruction of the interrupt service routine.

#### SUMMARY OF INTERRUPT SEQUENCE

For the MC3870 the interrupt response time is defined as the time elapsed between the occurrence of EXT INT going active (or the Timer transitioning to H 'N') and the beginning of execution of the first instruction of the interrupt service routine. The interrupt response time is a variable dependent upon what the microprocessor is doing when the interrupt request occurs. As shown in Figure 17, the minimum interrupt response time is 3 long cycles plus 2 short cycles plus one WRITE clock pulse width plus a setup time of EXT INT prior to the leading edge of the WRITE pulse – a total of 27  $\phi$  clock periods plus the setup time. At a 2 MHz  $\phi$  this is 14.25  $\mu s$ . Although the maximum could theoretically be infinite, a practical maximum is 35  $\mu s$  (based on the interrupt request occurring near the beginning of a PI and LR K, P sequence).

### POWER-ON RESET

The intent of the Power-On Reset circuitry on the MC3870 is to automatically reset the device following a typical powerup situation, thus saving external reset circuitry in many applications. This circuitry is not guaranteed to sense a "Brown Out" (low voltage) condition nor is it guaranteed to operate under all possible power-on situations.

Three conditions are required before the MC3870 will leave the reset state and begin operation. Refer to Figure 18 as an aid to the following descriptions. The On-Chip V<sub>CC</sub> detector senses a minimum value of V<sub>CC</sub> before it will allow the MC3870 to operate. The threshold of this detector is set by analog circuitry because a stable voltage reference is not available with n-channel MOS processing. Processing variations will cause this threshold to vary from a low of 3.0 volts to a high of 4.3 volts with 3.5 volts being typical.

The MC3870 uses a substrate bias as a technique to provide improved performances versus power consumption relative to conventional grounded substrate approaches. This bias generator may start operating as low as V<sub>CC</sub> = 3 volts on some devices while others may require V<sub>CC</sub> = 4 volts in order to get adequate substrate bias. Until the substrate reaches the proper bias, the MC3870 will not be released from the reset state. The final condition required is that the clocks of the MC3870 must be functioning. Typically the clocks will start to function at V<sub>CC</sub> equal to 3 to 3.5 volts but since the part is tested at 4.5 volts. The output of the delay circuit in Figure 18 will stay low until the clocks

FIGURE 18 - POWER ON RESET BLOCK DIAGRAM



start to function. If the input to the delay circuit is high, typically after 100 cycles of the WRITE clock (800 cycles of the external clock) the output of the delay circuit will go high allowing the MC3870 to begin execution.

If V<sub>CC</sub> falls to ground for at least a few hundred nanoseconds the output of the delay circuit will go low immediately and the MC3870 will reset.

The internal logic may detect a valid V<sub>CC</sub>, bias and clocks at V<sub>CC</sub> = 3.5 volts and allow the MC3870 to start executing after the time delay. With a slowly rising power supply, the part may start running before V<sub>CC</sub> is above 4.5 volts which is below the guaranteed voltage range. When power-on-clear is required with a slowly rising power supply, an external capacitor must be used on the RESET pin to hold it below 0.8 volts until V<sub>CC</sub> is stable above 4.5 volts. (Note: The option to disconnect the internal pullup resistor on RESET is available which allows the use of a larger external pullup resistor and a small capacitor on RESET.)

In many applications it is desirable if the unit does an automatic power-on-clear, but not mandatory. The unit will have a RESET push button and if the unit does not power-up correctly or malfunctions because of some disturbance on the V<sub>CC</sub> line, the operator will simply press RESET and restore normal operation. It is for these applications that the internal power-on-clear circuitry was designed.

In some applications it is required that the microcomputer continue to run properly without operator intervention after brown-outs, power line disturbances, electrical noise, computer malfunction due to a programming bug, or any other disturbance except a catastrophic failure of some component.

One concept used to keep computers running is that of the "WATCHDOG TIMER". The computer is programmed to periodically reset the watchdog timer during the normal execution of its program (this is easily done in the MC3870 as its normal application is in some control function which is typically periodic). As long as the computer continues to execute its program the watchdog timer is continually reset and never times out. Should the computer stop executing its program for whatever reason, the watchdog timer will time out producing a RESET pulse to the CPU re-starting execution. This is a very positive way to assure that the computer is doing its job, i.e., executing the program. It is important that the software driving the watchdog timer test as many functional blocks (timer, ALU, scratchpad RAM, and ports) of the MC3870 as possible before resetting the watchdog timer. This is because operation of the MC3870, with an out of specification power supply, may allow some of the functions to operate correctly while other functions are not operable

Motorola can guarantee correct operation of the MC3870 only while the V<sub>CC</sub> voltage remains within its specified limits. If proper operation of the MC3870 must be guaranteed after a disturbance on the V<sub>CC</sub> line, then an external circuit must be used to monitor the V<sub>CC</sub> line and produce RESET to the MC3870 whenever V<sub>CC</sub> is out of the specified limits.

A related characteristic to power-on-clear is the startup time of the basic timing element. The LC and RC oscillators begin to function almost immediately once V<sub>CC</sub> is high enough to allow the on-board oscillator to operate (V<sub>CC</sub> = 3.5 V). Operation with a crystal is partly mechanical and some start time is required to get the mass of the crystal

into vibrational motion. This time is basically dependent on the frequency (mass) of the crystal. 4 MHz crystals typically require about 2-3 ms to start while 1 MHz crystals require 60-70 ms to start oscillating. Of course, this time may vary greatly from crystal to crystal and is also a function of the power supply rise time characteristic, however, the highfrequency crystals start faster and are definitely recommended (i.e., 3-4 MHz).

The condition of the port pins during the power-in-clear sequence is often asked. The port pins or the STROBE line cannot be specified until V<sub>CC</sub> reaches 4.5 V and the MC3870 enters the RESET state. Before this, the port pins may stay at V<sub>SS</sub>, may track V<sub>CC</sub> as it rises, or they may track V<sub>CC</sub> part way up then return to V<sub>SS</sub> (ports 4 and 5 will go to V<sub>CC</sub> once the clocks are running and the MC3870 has sufficient V<sub>CC</sub> to properly operate the internal control logic and I/O ports).

#### EXTERNAL RESET

When RESET is taken low, the content of the Program Counter is pushed to the Stack Register and then the Program Counter and the ICB bit of the W Status Register are cleared. The original Stack Register content is lost. Ports 4, 5, 6, and 7 are loaded with H '00'. The contents of all other registers and ports are unchanged or undefined. When RESET is taken high, the first program instruction is fetched from ROM location H '000'. When an external reset of the MC3870 occurs, P0 is pushed into P and the old contents of P are lost. It must be noted that an external reset is recognized at the start of a machine cycle and not necessarily at the end of an instruction. Thus, if the MC3870 is executing a multi-cycle instruction, that instruction is not completed and the contents of P upon reset may not necessarily be the address of the instruction that would have been executed next. It may, for example, point to an immediate operand if the reset occurred during the second cycle of an LI or CI instruction. Additionally, several instructions (JMP, PI, PI, LR, P0, Q) as well as the interrupt acknowledge sequence modify P0 in parts. That is, they alter P0 by first loading one part then the other and the entire operation takes more than one cycle. Should reset occur during this modification process the value pushed into P will be part of the old P0 (the as yet unmodified part) and part of the new P0 (already modified part). Thus, care should be taken (perhaps by external gating) to insure that reset does not occur at an undesirable time if any significance is to be given to the contents of P after a reset occurs.

#### VCC DECOUPLING

The MC3870 family devices have dynamic circuitry internally which requires a good high frequency decoupling capacitor to surpress noise on the V<sub>CC</sub> line. A 0.01  $\mu$ F or 0.1  $\mu$ F ceramic capacitor should be placed between V<sub>CC</sub> and ground, located physically close to the MC3870 device. This will reduce noise generated by the MC3870 to about 70-100 mV on the V<sub>CC</sub> line.

#### TEST LOGIC

Special test logic is implemented to allow access to the internal main data bus for test purposes.

In normal operation, the TEST pin is unconnected or is connected to GND. When TEST is placed at a TTL level (2.0 V to 2.6 V) port 4 becomes an output of the internal data

bus. The data appearing on the port 4 pins is logically true whereas input data forced on port 5 must be logically false. When TEST is placed at a high level (6.0 V to 7.0 V), the ports act as above and additionally the 2K × 8 program ROM is prevented from driving the data bus. In this mode, operands and instructions may be forced externally through port 5 instead of being accessed from the program ROM. When TEST is in either the TTL state or the high state, STROBE ceases its normal function and becomes a machine cycle clock (identical to the F8 multi-chip system WRITE clock except inverted).

Timing complexities render the capabilities associated with the TEST pin impractical for use in a user's application, but these capabilities are thoroughly sufficient to provide a rapid method for thoroughly testing the MC3870.

#### SUPPLEMENTARY NOTES

The Interrupt Control Bit of the W Status Register is automatically reset when an interrupt request is acknowledged. It is then the programmer's responsibility to determine when ICB will again be set (by execution an EI instruction). This action prevents an interrupt service routine from being interrupted unless the programmer so desires.

When reading the Interrupt Control Port (port 6), bit 7 of the Accumulator is loaded with the actual logic level being applied to the EXT INT pin, regardless of the status of ICP bit 2 (the EXT INT Active Level bit). This is, if EXT INT is at  $\pm$  5 V, bit 7 of the Accumulator is set to a logic "1"; but, if EXT INT is at GND, then Accumulator bit 7 is reset to logic "0".

In the MC3870 (F8 COMPATIBLE) INSTRUCTION SET summary, the number of cycles shown are "nominal" machine cycles. A nominal machine cycle is defined as 4  $\phi$  clock periods, thus, requiring 2  $\mu$ s for a 2 MHz  $\phi$  clock frequency (4 MHz external time-base frequency).

Also, the summary uses an older nomenclature for register names. The translation is as follows:

PC0 = P0	Program Counter
PC1 = P	Stack Register

- PC1=P Stack Register DC0=DC Data Counter
- DC1 = DC1 Auxiliary Data Counter

The nomenclature is used in order to be consistent with the assembly language mnemonics.

For the MC3870, execution of an INS or OUTS instruction requires 2 machine cycles for ports 0 and 1, whereas ports 4 and 5 require 4 machine cycles.

## INSTRUCTION EXECUTION

This section details the timing and execution of the MC3870 instruction set. Refer to Figure 19 for a MC3870 Programming Model.

FIGURE 19 - MC3870 PROGRAMMING MODEL

ω



NOTE: The Instructions PI and PK are shown in two sequential parts. (PI1, PI2 and PK1, PK2).



### MC3870 INSTRUCTION SET

## ACCUMULATOR GROUP INSTRUCTIONS

0	Mnemonic	0	E	Machine		Cyc	les			Statu	s Bits	
Operation	Op Code	Operand	Function	Code	Bytes	Short	Long	(2 MHzφ)	0VR	ZERO	CRY	SIGN
Add Carry	LNK		$A \leftarrow (A) + CRY$	19	1	1		2	1/0	1/0	1/0	1/0
Add Immediate	AI	ii	A ← (A) + H'ii'	24ii	2	1	1	5	1/0	1/0	1/0	1/0
And Immediate	NI	й	A⊷ (A)ΛH′ii′	21ii	2	1	1	5	0	1/0	0	1/0
Clear	CLR		A ← H'00'	70	1	1		2	-	-		-
Compare Immediate	CI	ii .	H'ii' + (A) + 1	25ii	2	1	1	5	1/0	1/0	1/0	1/0
Complement	COM		A ← (A) + H'FF'	18	1	1		2	0	1/0	0	1/0
Exclusive or Immediate	XI	й	A ← (A) + H'ii'	23ii	2	1	1	5	0	1/0	0	1/0
Increment	INC		A 🕶 (A) + 1	1F	1	1		2	1/0	1/0	1/0	1/0
Load Immediate	LI	ü	A ← H′ii′	20ii	2	1	1	5	-	-	-	
Load Immediate Short	LIS	i	A ← H'0i'	7i	1	1		2				
OR Immediate	01	ii .	A ← (A)∨H'ii'	22ii	2	1	1	5	0	1/0	0	1/0
Shift Left One	SL	1	Shift Left 1	13	1	1		2	0	1/0	0	1/0
Shift Left Four	SL	4	Shift Left 4	15	1	1		2	0	1/0	0	1/0
Shift Right One	SR	1	Shift Right 1	12	1	1		2	0	1/0	0	1
Shift Right Four	SR	4	Shift Right 4	14	1	1		2	0	1/0	0	1

BRANCH INSTRUCTIONS In all conditional branches P0-+ (P0) + 2 if the test condition is not met. Execution is complete in 3 short cycles.

Operation	Mnemonic Op Code	Operand	Function	Machine Code	Bytes	Cyc Short	cles Long	(2 MHz φ	) OVR	Statu ZERO	s Bits CRY	SIGN
Branch on Carry	BC	аа	P0 ← (P0) + 1 + H'aa' if CRY = 1	82aa	2	2	1	7		-	. —	. –
Branch on Positive	BP	аа	P0 ← (P0) + 1 + H'aa' if SIGN = 1	81aa	2	2	1	7	-	-	-	-
Branch on Zero	BZ	aa	P0 ← (P0) + 1 + 'Haa' if Zero = 1	84aa	2	2	1	7	-		·	-
Branch on True	BT	taa	P0 ← (P0) + 1 + 'Haa'	8taa	2	2	1	7	-	-	-	
	TEST CON	DITION	if any test is true									
	2 <sup>2</sup> 2 ZERO CR	2 <sup>0</sup> (SIGN										
Branch if Negative	BM	аа	P0 ← (P0) + 1 + H'aa' if SIGN = 0	91aa	2	2	1	7	-	-	-	-
Branch if No Carry	BNC	аа	P0 ← (P0) + 1 + H'aa' if CARRY = 0	92aa	2	2	1	7		-		-
Branch if No Overflow	BNO	аа	P0 ← (P0) + 1 + H'aa' if OVR=0	98aa	2	2	1	7		-	-	-
Branch if Not Zero	BNZ	аа	P0 ← (P0) + 1 + H'aa' if ZERO = 0	<del>9</del> 4aa	2	2	1	7	-	-	-	
Branch if False Test	BF TEST CONDI	taa FION	P0 ↔ (P0) + 1 + H'aa' if all false test bits	9taa	2	2	1	7	-	-	-	-
2' OVF	2' 2' ZERO CR	2' / SIGN										
Branch if ISAR (Lower) ≠7	BR7	аа	P0 ← (P0) + 1 + H'aa' ISARL ≠ 7 P0 ← (P0) + 2 if	8Faa	2	2	1	5	-	-	-	-
			ISARL = 7		2	2		4	-		_	_
Branch Relative	BR	аа	P0 ← (P0) + 1 + H'aa'	90aa	2	2	1	7	-	-	-	
Jump*	JMP	aaaa	PO 🗕 H'aaaa'	2 <del>9</del> aaaa	3	1	3	11	-	-	-	-

\*Privileged instruction, accumulator contents altered during execution JMP.

### MEMORY REFERENCE INSTRUCTIONS In all Memory Reference Instructions, the Data Counter is incremented DC ← (DC) + 1.

	Mnemonic			Machine		Cy	cles			Status Bits					
Operation	Op Code	Operand	Function	Code	Bytes	Short	Long	(2 MHz φ	OVR	ZERO	CRY	SIGN			
Add Binary	AM		A ← (A) + [(DC)]	88	1	1	1	5	1/0	1/0	1/0	1/0			
Add Decimal	AMD	*	A ← (A) + [(DC)]• BCD Adjust	89	1	1	1	5	1/0	1/0	1/0	1/0			
AND	NM		$A \leftarrow (A)\Lambda[(DC)]$	8A	1	1	1	5	0	1/0	0	1/0			
Compare	CM		[(DC)] + (A) + 1	8D	1	1	1	5	1/0	1/0	1/0	1/0			
Exclusive OR	XM		A ← (A) ⊕ [(DC)]	8C	1	1	1	5	0	1/0	0	1/0			
Load	LM		A ← [(DC)]	16	1	1	1	5	-		-				
Logical OR	ОМ		A ← (A)v[(DC)]	8B	1	1	1	5	0	1/0	0	1/0			
Store	ST		A←[(DC)]	17	1	1	1	5	-	-	-	-			

#### ADDRESS REGISTER GROUP INSTRUCTIONS

	Mnemonic			Machine		Cyc	les			Statu	s Bits	
Operation	Op Code	Operand	Function	Code	Bytes	Short	Long	(2 MHz φ)	OVR	ZERO	CRY	SIGN
Add to Data Counter	ADC		DC - (DC) + (A)	8E	1	1	1	5 .	_	-	-	
Call to Subroutine*	РК		$POU \leftarrow (r12);$ $POL \leftarrow (r13),$ $P \leftarrow (PO)$	0C	1	1	2	8	-	-	-	-
Call to Subroutine Immediate*	PI	аааа	P ← (P0), P0 ← H'aaaa	28aaaa	3	2	3	13	-	-	-	~
Exchange DC	XDC		(DC) ┿ (DC1)	2C	1	2		4	-	-	-	-
Load Data Counter	LR	DC, Q	DCU ← (r14), DCL ← (r15)	OF	1	1	2	8	-	-	-	-
Load Data Counter	LR	DC, H	DCU ← (r10), DCL ← (r11)	10	1	1	2	8		-	-	-
Load DC Immediate	DCI	aaaa	DC H'aaaa'	2Aaaaa	3	3	2	12	-		-	
Load Program Counter	LR	P0, Q	POU ← (r14), POL ← (r15)	OD	1	1	2	8	-	-	-	. –
Load Stack Register	LR	Р, К	PU ← (r12), PL ← r13)	09	1	1	2	8	-	-	-	
Return from Subroutine*	POP		P0 ←(P)	1C	1	2		4	-	-		-
Store Data Counter	LR	Q, DC	r14 ↔ (DCU), r15 ← (DCL)	OE	1	1	2	8	-	- ,	-	-
Store Data Counter	LR	H, DC	r10← DCU, r11←(DCL)	11	1	1	2	8	-	-		-
Store Stack Register	LR	К, Р	r12 ← (PU), r13 ← (PL)	08	1	1	2	8	-	-	-	-

## SCRATCHPAD REGISTER INSTRUCTIONS (Refer to Scratchpad Addressing Modes)

0	Mnemonic	0	Curation.	Machine		Cy	cles			Status Bits				
Operation	Op Code	Operand	Function	Code	Bytes	Short	Long	(2 MHz φ)	OVR	ZERO	CRY	SIGN		
Add Binary	AS	r	A ← (A) + (r)	Cr	1	1		2	1/0	1/0	1/0	1/0		
Add Decimal	ASD	r	A ← (A) + (r)	Dr	1	2		4	1/0	1/0	1/0	1/0		
Decrement	DS	r	r ⊷ (r) + H′FF′	Зr	1		. 1	3	1/0	1/0	1/0	1/0		
Load	LR	A, r	A ← (r)	4r	1	1		2	-	-		-		
Load	LR	A, KU	A (r12)	00	1	1		2	-	-	*****	-		
Load	LR	A, KL	A 🕶 (r13)	01	1	1		2	-		-			
Load	LR	A, QU	A (r14)	02	1	1		2	-	-	-	-		
Load	LR	A, QL	A (r15)	03	1	- 1		2		-	-	-		
Load	LR	r, A	r⊷(A)	5r	. 1	1		2	-		-			
Load	LR	KU, A	r12 ↔ (A)	04	1.	1		2		-	-	-		
Load	LR	KL, A	r13⊷(A)	05	1	1		2	-	'	-	-		
Load	LR	QU, A	r14 🕶 (A)	06	1	1		2	-	-	· —			
Load	LR	QL, A	r15 🕶 (A)	07	1	1		2	-	-	-			
AND	NS	r	A ← (A)Λ(r)	Fr	1	1		2	0	1/0	0	1/0		
Exclusive OR	XS	r	$A \leftarrow (A) + (r)$	Er	1	1		2	0	1/0	0	1/0		

\*Privileged instruction, accumulator contents altered during execution of PI instruction.

## MISCELLANEOUS INSTRUCTIONS

	Mnemonic			Machine		Cve	cles			Statu	s Bits	
Operation	Op Code	Operand	Function	Code	Bytes	Short	Long	(2 MHz φ)	OVR	ZERO	CRY	SIGN
Disable Interrupt	DI		Reset ICB	1A	1	1		2	-	-	-	-
Enable Interrupt*	EI		Set ICB	1B	1	1		2	-	-	-	-
Input	IN	04,05,06,07	A⊷ (Input Port aa)	26aa	2	1	2	8	0	1/0	0	1/0
Input Short	INS	0, 1	A←(Input Port 0 or 1)	A0,A1	1	2		4	0	1/0	0	1/0
Input Short	INS	4,5,6,7	A← (Input Port a)	Aa	1	1.	2	8	0	1/0	0	1/0
Load ISAR	LR	IS,A	IS - (A)	0B	1	1		2	_	_	_	_
Load ISAR Lower	LISL	bbb	ISL - bbb	6(1bbb)**	1	1		2	-	-	-	-
Load ISAR Upper	LISU	bbb	ISU ← bbb	6(0bbb)**	1	1		2	-	_	_	-
Load Status Register*	LR	W,J	(r9) ↔ W	1D	1	2		4	1/0	1/0	1/0	1/0
No Operation	NOP		P0 - (P0) + 1	2B	1	1		2	_	_	_	-
Output*	OUT	04,05,06,07	Output Port aa⊷ (A)	27aa	2	1	2	8	-	-	-	-
Output Short	OUTS	0, 1	Output Port 0 or 1 - (A)	B0, B1	1	2		4	-	-	-	-
Output Short	OUTS	4,5,6,7	Output Port a - (A)	Ba	1	1	2	8	-	-	-	-
Store ISAR	LR	A,1S	A ← (IS)	0A	1	1		2			-	-
Store Status Reg	LR	J,W	r9⊷(W)	1E	1	1		2	****	-	-	-

Privileged instruction
\* b = 1-bit immediate operand

## NOTES

Lower case denotes variables specified by programmer

Function	Definitions	KU	Register 12	
1 dilotion		P0	Program Counter	
<b></b>	is replaced by	POL	Least Significant 8 Bits of Program Counter	
()	the contents of	POU	Most Significant 8 bits of Program Counter	
()	Binary ''1s'' complement of	P	Stack Register	
+	Arithmetic Add (Binary or Decimal)	PL	Least Significant 8 bits of Program Counter	
Ð	Logical "OR" exclusive	PU	Most Significant 8 bits of Active Stack Register	
Λ	Logical "AND"	Q	Registers 14 and 15	
v	Logical "OR" inclusive	QL	Reigster 15	
Н''	Hexadecimal digit	QU	Register 14	
[()]	Contents of memory specified by ( )	٢	Scratchpad Register (any address 0 through B)	
а	Address Variable (four bits)		(See Below)	
А	Accumulator	w	Status Register	
b	One bit immediate operand	Scratchpa	J Addressing Modes Using IS. (r≠0 through B)	
DC	Data Counter (Indirect Address Register)	r = H'C'	Begister Addressed by IS is (Upmodified)	
DC1	Data Counter 1 (Auxiliary Data Counter)	r = H'D'	Begister Addressed by IS is locremented	
DCL	Least significant 8 bits of Data Counter Addressed		Register Addressed by IS is Incremented	
DCU	Most significant 8 bits of Data Counter Addressed		Register Addressed by 13 is Decremented	
н	Scratchpad Register 10 and 11	r=HF	lilegal OP Code	
i	Immediate operand (four bits)	Status Reg	gister	
ICB	Interrupt Control Bit		No change in condition	
IS	Indirect Scratchpad Address Register	1/0	is set to "1" or "0" depending on conditions	
ISL	Least Significant 3 bits of ISAR	CRY	Carry Flag	
1011				
150	Most Significant 3 bits of ISAR	OVR	Overflow Flag	
J	Most Significant 3 bits of ISAR Scratchpad Register 9	OVR SIGN	Overflow Flag Sign of Result Flag	

ΚL

Register 13

### ORDERING INFORMATION

The following information is required when ordering a custom MCU. This information may be transmitted to Motorola in the following media:

PROM(s) MCM2716s or MCM2708s

MDOS disk file

To initiate a ROM pattern for the MCU it is necessary to first contact your local field service office, local sales person, or your local Motorola representative.

**PROMs** — The MCM2708 or MCM2716 type PROMs, programmed with the customer program (positive logic sense for address and data), may be submitted for pattern generation. The PROMs must be clearly marked to indicate which PROM corresponds to which address space (000-3FF HEX), (400-7FF) or (000-7FF). See Figure 21 for recommended marking procedure.

After the PROM(s) are marked they should be placed in conductive IC carriers and securely packed. Do not use styrofoam.

FIGURE 21 - PROM MARKING



xxx = Customer ID

#### VERIFICATION MEDIA

All original pattern media (PROMs or Floppy Disk) are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked and the verification form completed, signed, and returned to Motorola. The signed verification form constitutes the contractual agreement for creation of the customer mask. If desired, Motorola will program a blank 2716 EPROM (supplied by the customer) from the data file used to create the custom mask to aid in the verification process.

#### ROM VERIFICATION UNITS

Ten MC3870s containing the customer's ROM pattern will be sent for program verification. These units will have been made using the custom mask but are for the purpose of ROM verification only. For expediency they are usually unmarked, packaged in ceramic, and tested only at room temperature and 5 volts. These RVUs are included in the mask charge and are not production parts.

#### FLEXIBLE DISKS

The disk media submitted must be single-sided, singledensity, 8-inch, MDOS compatible floppies. The customer must write the binary file name and company name on the disk with a felt-tip pen. The floppies are not to be returned by Motorola as they are used for archival storage. The minimum MDOS system files must be on the disk as well as the absolute binary object file (filename .LO type of file) from the MC3870 cross assembler. An object file made from a memory dump using the ROLLOUT command is also admissable. Consider submitting a source listing as well as the following files: filename .LX (EXORciser® loadable format) and filename .SA (ASCII Source Code). These files will of course be kept confidential and are used 1) to speed up the process in house if any problems arise, and 2) to speed up our customer to factory interface if a user finds any software errors and needs assistance quickly from the factory representatives.

MDOS is Motorola's Disk Operating System available on development systems such as EXORcisers, or EXORsets, etc.

MC3870 ORDERING INFORMATION						
Date		lumber				
Customer Name	· · · · · · · · · · · · · · · · · · ·					
Address						
City	State	······································	Zip			
City	otato					
Country						
Phone	Ex	tension				
Contact						
Customer Part Number			-			
Options:	Reset External Interrupt	Pullup 🗖	No Pullup 🗖 No Pullup 🗖			
Port Options:	Standard TTL	Open Drain	Direct Drive			
P4-0						
P4-1						
P4-2 P4-3						
P4-4						
P4-5						
P4-6						
P4-7						
P5-0						
P5-1						
· P5-2						
P5-3						
P5-4 P5-5						
P5-6						
P5-7						
Pattern Media						
PROMs (MCM2716 or MCM2708) (Customer can send in two extra PROMs, Motorola will program the customer's code on these PROMs for code verification.		Floppy Disk Other				
Clock Mode		🗂 XTAL	RC LC Externa			
Clock Freq	·····					
Temp Range		0-70	°C — 40- + 85 °C			
Marking Information (12 Charac	ters Maximum)					

NOTE: All other media requires prior factory approval.