# Phase Comparator and Programmable Counters

The MC14568B consists of a phase comparator, a divide—by–4, 16, 64 or 100 counter and a programmable divide—by–N 4—bit binary counter (all positive—edge triggered) constructed with MOS P—channel and N—channel enhancement mode devices (complementary MOS) in a monolithic structure.

The MC14568B has been designed for use in conjunction with a programmable divide—by—N counter for frequency synthesizers and phase—locked loop applications requiring low power dissipation and/or high noise immunity.

This device can be used with both counters cascaded and the output of the second counter connected to the phase comparator (CTL high), or used independently of the programmable divide—by—N counter, for example cascaded with a MC14569B, MC14522B or MC14526B (CTL low).

- Supply Voltage Range = 3.0 to 18 V
- Capable of Driving Two Low-Power TTL Loads, One Low-Power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range.
- Chip Complexity: 549 FETs or 137 Equivalent Gates

#### MAXIMUM RATINGS\* (Voltages referenced to VSS)

Rating	Symbol	Value	Unit
DC Supply Voltage	$V_{DD}$	- 0.5 to + 18	Vdc
Input Voltage, All Inputs	V <sub>in</sub>	$-0.5$ to $V_{DD} + 0.5$	Vdc
DC Input Current, per Pin	l <sub>in</sub>	± 10	mAdc
Power Dissipation, per Package†	PD	500	mW
Operating Temperature Range	TA	- 55 to + 125	°C
Storage Temperature Range	T <sub>stg</sub>	- 65 to + 150	°C

<sup>\*</sup> Maximum Ratings are those values beyond which damage to the device may occur. †Temperature Derating:

Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C Ceramic "L" Packages: – 12 mW/°C From 100°C To 125°C

#### **BLOCK DIAGRAM** • 13 PC<sub>out</sub> PC<sub>in</sub> 14 c PHASE (REF.) **COMPARATOR** o 12 LD TG TG 11 G C1 9 o-COUNTER D1 o 10 F CTL 15 O TG 4-BIT 3 c 1 Q1/C2 **PROGRAMMABLE** PE 2 0-COUNTER D2 δ D<sub>P3</sub> O DPO $V_{DD} = PIN 16$ 5 6 VSS = PIN 8 DD2 DD1

### MC14568B



L SUFFIX CERAMIC CASE 620



P SUFFIX PLASTIC CASE 648



D SUFFIX SOIC CASE 751B

#### ORDERING INFORMATION


MC14XXXBCP Plastic
MC14XXXBCL Ceramic
MC14XXXBD SOIC

 $T_A = -55^{\circ}$  to 125°C for all packages.

#### **TRUTH TABLE**

F	G	Division Ratio
Pin 10	Pin 11	of Counter D1
0	0	4
0	1	16
1	0	64
1	1	100

The divide by zero state on the programmable divide—by–N 4—bit binary counter, D2, is illegal.



REV 3 1/94



#### **ELECTRICAL CHARACTERISTICS** (Voltages Referenced to V<sub>SS</sub>)

		V <sub>DD</sub>	- 5	5°C		25°C		125	5°C	
Characteristic	Symbol	Vdc	Min	Max	Min	Typ #	Max	Min	Max	Unit
Output Voltage "0" Leve	l V <sub>OL</sub>	5.0 10 15	_ _	0.05 0.05 0.05	_ _	0 0 0	0.05 0.05 0.05	_ _ _	0.05 0.05 0.05	Vdc
$V_{in} = 0$ or $V_{DD}$ "1" Leve	VOH	5.0 10 15	4.95 9.95 14.95	_	4.95 9.95 14.95	5.0 10 15	=	4.95 9.95 14.95	_	Vdc
Input Voltage#‡ "0" Leve (V <sub>O</sub> = 4.5 or 0.5 Vdc) (V <sub>O</sub> = 9.0 or 1.0 Vdc) (V <sub>O</sub> = 13.5 or 1.5 Vdc)	l V <sub>IL</sub>	5.0 10 15	_ _ _	1.5 3.0 4.0	_ _ _	2.25 4.50 6.75	1.5 3.0 4.0	_ _ _	1.5 3.0 4.0	Vdc
"1" Leve (V <sub>O</sub> = 0.5 or 4.5 Vdc) (V <sub>O</sub> = 1.0 or 9.0 Vdc) (V <sub>O</sub> = 1.5 or 13.5 Vdc)	VIH	5.0 10 15	3.5 7.0 11	_ _ _	3.5 7.0 11	2.75 5.50 8.25	_ _ _	3.5 7.0 11		Vdc
Output Drive Current (VOH = 2.5 Vdc) Source (VOH = 4.6 Vdc) (VOH = 9.5 Vdc) (VOH = 13.5 Vdc)	ЮН	5.0 5.0 10 15	- 1.2 - 0.25 - 0.62 - 1.8	 	- 1.0 - 0.2 - 0.5 - 1.5	- 1.7 - 0.36 - 0.9 - 3.5		- 0.7 - 0.14 - 0.35 - 1.1	1111	mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ Sind $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	lOL	5.0 10 15	0.64 1.6 4.2	_ _ _	0.51 1.3 3.4	0.88 2.25 8.8	_ _ _	0.36 0.9 2.4		mAdc
Input Current	l <sub>in</sub>	15	_	±0.1	_	±0.00001	±0.1	_	±1.0	μAdc
Input Capacitance	C <sub>in</sub>	_	_	_	_	5.0	7.5	_	_	pF
Quiescent Current (Per Package) V <sub>in</sub> = 0 or V <sub>DD</sub> , I <sub>out</sub> = 0 µA	lDD	5.0 10 15	_ _ _	5.0 10 20	_ _ _	0.005 0.010 0.015	5.0 10 20	_ _ _	150 300 600	μAdc
Total Supply Current**†  (Dynamic plus Quiescent, Per Package)  (C <sub>L</sub> = 50 pF on all outputs, all buffers switching)	lΤ	5.0 10 15			IT = (0	).2 μΑ/kHz) f ).4 μΑ/kHz) f ).9 μΑ/kHz) f	+ IDD			μAdc
Three–State Leakage Current Pins 1, 13	I <sub>TL</sub>	15	_	±0.1	_	±0.0001	±0.1	_	±3.0	μAdc

#Noise immunity for worst input combination.

Noise Margin for both "1" and "0" level = 1.0 V min @  $V_{DD} = 5.0 \text{ V}$ 

2.0 V min @ V<sub>DD</sub> = 10 V 2.5 V min @ V<sub>DD</sub> = 15 V

†To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + 1 \times 10^{-3} (C_L - 50) \text{ V}_{DD}f$$

where: IT is in  $\mu\text{A}$  (per package), CL in pF, VDD in V, and f in kHz is input frequency.

\*\*The formulas given are for the typical characteristics only at 25  $^{\circ}\text{C}.$ 

 $\ddagger Pin$  15 is connected to VSS or VDD for input voltage test.

#### **PIN ASSIGNMENT**

Q1/C2 [	1 ●	16	V <sub>DD</sub>
PE [	2	15	CTL
"0" [	3	14	PC <sub>in</sub>
D <sub>P3</sub> [	4	13	PCout
D <sub>P2</sub> [	5	12	LD LD
D <sub>P1</sub> [	6	11	G
D <sub>P0</sub> [	7	10	] F
V <sub>SS</sub> [	8	9	C1

### **SWITCHING CHARACTERISTICS** ( $C_L = 50 \text{ pF}, T_A = 25^{\circ}C$ )

Characteristic	Symbol	V <sub>DD</sub>	Min	Тур	Max	Unit
Output Rise Time	tтLH	5.0 10 15	_ _ _	180 90 65	360 180 130	ns
Output Fall Time	tthL	5.0 10 15	_ _ _	100 50 40	200 100 80	ns
Minimum Pulse Width, C1, Q1/C2, or PC <sub>in</sub> Input	tWH	5.0 10 15	-	125 60 45	250 120 90	ns
Maximum Clock Rise and Fall Time, C1, Q1/C2, or PC <sub>in</sub> Input	tTLH, tTHL	5.0 10 15	15 15 15	_ _ _	_ _ _	μs
PHASE COMPARATOR	•					
Input Resistance	R <sub>in</sub>	5.0 to 15	_	10 <sup>6</sup>	_	ΜΩ
Input Sensitivity, dc Coupled	_	5.0 to 15		See Input \	/oltage	
Turn-Off Delay Time, PC <sub>Out</sub> and LD Outputs	<sup>t</sup> PHL	5.0 10 15	_ _ _	550 195 120	1100 390 240	ns
Turn–On Delay Time. PC <sub>out</sub> and LD Outputs	<sup>t</sup> PLH	5.0 10 15	_ _ _	675 300 190	1350 600 380	ns
DIVIDE-BY-4, 16, 64 OR 100 COUNTER (D1)						
Maximum Clock Pulse Frequency Division Ratio = 4, 64 or 100  Division Ratio = 16	f <sub>Cl</sub>	5.0 10 15 5.0 10	3.0 8.0 10 1.0 3.0 5.0	6.0 16 22 2.5 6.3 9.7	_ _ _ _ _	MHz -
Propagation Delay Time, Q1/C2 Output Division Ratio = 4, 64 or 100  Division Ratio = 16	tPLH, tPHL	5.0 10 15 5.0 10		450 190 130 720 300 200	900 380 260 1440 600 400	ns
PROGRAMMABLE DIVIDE-BY-N 4-BIT COUNTER (	D2)			1		
Maximum Clock Pulse Frequency (Figure 3a)	f <sub>Cl</sub>	5.0 10 15	1.2 3.0 4.0	1.8 8.5 12	_ _ _	MHz
Turn-On Delay Time, "0" Output (Figure 3a)	<sup>t</sup> PLH	5.0 10 15		450 190 130	900 380 260	ns
Turn-Off Delay Time, "0" Output (Figure 3a)	<sup>t</sup> PHL	5.0 10 15		225 85 60	450 170 150	ns
Minimum Preset Enable Pulse Width	tWH(PE)	5.0 10 15	_ _ _	75 40 30	250 100 75	ns

#### **SWITCHING TIME TEST CIRCUITS AND WAVEFORMS**




Figure 1. Phase Comparator




Figure 2. Counter D1






Figure 3. Counter D2


#### LOGIC DIAGRAM




## Typical Maximum Frequency Divider D1 Division ratios: 4, 64 or 100 ( $C_L = 50 \text{ pF}$ )



## Typical Maximum Frequency Divider D1 Division ratio: 16 ( $C_L = 50 \text{ pF}$ )



### Typical Maximum Frequency Divider D2 Division ratio: 2 (C<sub>L</sub> = 50 pF)



#### **OPERATING CHARACTERISTICS**

The MC14568B contains a phase comparator, a fixed divider ( $\div$  4,  $\div$  16,  $\div$  64,  $\div$  100) and a programmable divide—by–N 4—bit counter.

#### PHASE COMPARATOR

The phase comparator is a positive edge controlled logic circuit. It essentially consists of four flip–flops and an output pair of MOS transistors. Only one of its inputs (PC<sub>in</sub>, pin 14) is accessible externally. The second is connected to the output of one of the two counters D1 or D2 (see block diagram).

Duty cycles of both input signals (at A and B) need not be taken into consideration since the comparator responds to leading edges only.

If both input signals have identical frequencies but different phases, with signal A (pin 14) leading signal B (Ref.), the comparator output will be high for the time equal to the phased difference.

If signal A lags signal B, the output will be low for the same time. In between, the output will be in a three–state condition and the voltage on the capacitor of an RC filter normally connected at this point will have some intermediate value (see Figure 4). When used in a phase locked loop, this value will adjust the Voltage Controlled Oscillator frequency by reducing the phase difference between the reference signal and the divided VCO frequency to zero.




Figure 4. Phase Comparator Waveforms

If the input signals have different frequencies, the output signal will be high when signal B has a lower frequency than signal A, and low otherwise.

Under the same conditions of frequency difference, the output will vary between  $V_{OH}$  (or  $V_{OL}$ ) and some intermediate value until the frequencies of both signals are equal and their phase difference equal to zero, i.e. until locked condition is obtained.

Capture and lock range will be determined by the VCO frequency range. The comparator is provided with a lock indicator output, which will stay at logic 1 in locked conditions.

The state diagram (Figure 5) depicts the internal state transitions. It assumes that only one transition on either signal occurs at any time. It shows that a change of the output state is always associated with a positive transition of either signal. For a negative transition, the output does not change state. A positive transition may not cause the output to change, this happens when the signals have different frequencies.

#### **DIVIDE BY 4, 16, 64 OR 100 COUNTER (D1)**

This counter is able to work at an input frequency of 5 MHz for a V<sub>DD</sub> value of 10 volts over the standard temperature range when dividing by 4, 64 and 100. Programming is accomplished by use of inputs F and G (pins 10 and 11) according to the truth table shown. Connecting the Control input (CTL, pin 15), to V<sub>DD</sub> allows cascading this counter with the programmable divide—by—N counter provided in the same package. Independent operation is obtained when the Control input is connected to V<sub>SS</sub>.

The different division ratios have been chosen to generate the reference frequencies corresponding to the channel spacings normally required in frequency synthesizer applications. For example, with the division ratio 100 and a 5 MHz crystal stabilized source a reference frequency of 50 kHz is supplied to the comparator. The lower division ratios permit operation with low frequency crystals.




Figure 5. Phase Comparator State Diagram

If used in cascade with the programmable divide—by—N counter, practically all usual reference frequencies, or channel spacings of 25, 20, 12.5, 10, 6.25 kHz, etc. are easily achievable.

#### PROGRAMMABLE DIVIDE-BY-N 4-BIT COUNTER (D2)

This counter is programmable by using inputs Dp0 ... Dp3

(pins 7 ... 4). The Preset Enable input enables the parallel preset inputs Dp<sub>0</sub>... Dp<sub>3</sub>. The "0" output must be externally connected to the PE input for single stage applications. Since there is not a cascade feedback input, this counter, when cascaded, must be used as the most significant digit. Because of this, it can be cascaded with binary counters as well as with BCD counters (MC14569B, MC14522B, MC14526B).

#### **TYPICAL APPLICATIONS**




Figure 6. Cascading MC14568B and MC14522B or MC14526B with MC14569B




Figure 7. Frequency Synthesizer with MC14568B and MC14569B Using a Mixer (Channel Spacing 10 kHz)




Figure 8. Frequency Synthesizer Using MC14568B, MC14569B and MC14522B (Without Mixer)

Reference frequency = 6.25 kHz





Figure 9. Typical 23–Channel CB Frequency Synthesizer for Double Conversion Transceivers

#### **OUTLINE DIMENSIONS**

#### **L SUFFIX** CERAMIC DIP PACKAGE CASE 620-10 ISSUE V




#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

- ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: INCH.
  DIMENSION L TO CENTER OF LEAD WHEN
  FORMED PARALLEL.
  DIMENSION F MAY NARROW TO 0.76 (0.030)
  WHERE THE LEAD ENTERS THE CERAMIC

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.750	0.785	19.05	19.93
В	0.240	0.295	6.10	7.49
С		0.200		5.08
D	0.015	0.020	0.39	0.50
Е	0.050	0.050 BSC 1.2		BSC
F	0.055	0.065	1.40	1.65
G	0.100 BSC		2.54	BSC
Н	0.008	0.015	0.21	0.38
K	0.125	0.170	3.18	4.31
L	0.300	BSC	7.62	BSC
М	0 °	15°	0 °	15°
N	0.020	0.040	0.51	1.01

#### **P SUFFIX** PLASTIC DIP PACKAGE CASE 648-08



#### NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: INCH.


  3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.

  4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

  5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.740	0.770	18.80	19.55
В	0.250	0.270	6.35	6.85
С	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.70	1.02	1.77
G	0.100	BSC	2.54	BSC
Н	0.050	BSC	1.27	BSC
J	0.008	0.015	0.21	0.38
K	0.110	0.130	2.80	3.30
L	0.295	0.305	7.50	7.74
M	0°	10°	0°	10 °
S	0.020	0.040	0.51	1.01

#### **OUTLINE DIMENSIONS**



- DIMENSIONING AND TOLERANCING PER ANSI
- CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.

  MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- PER SIDE.
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	METERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
U	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050	BSC
7	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
М	0°	7°	0°	7°
Р	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and Marare registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912: Phoenix. Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



