T-75-11-09

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

CODEC-FILTER PCM-MONO-CIRCUIT

The MC14400, MC14401, MC14402, MC14403, and MC14405 are all per channel codec-filter PCM mono-circuits. These devices perform the voice digitizing and recovery, as well as the band limiting and signal restoration necessary in PCM systems. The MC14400 and MC14403 are general purpose necessary in PCM systems. The MC14400 and MC14403 are general purpose devices that are offered in a 16-pin package. They are designed to operate in both synchronous and asynchronous applications and contain an on-chip precision voltage reference. The MC14401 is the same device, but offered in an 18-pin package, in addition, it offers the user the capability of selecting from three peak overload voltages (2.5, 3.15 and 3.78 V). The MC14405 is a synchronous device in a 16-pin package intended for instrument use. The MC14402 is the full feature device which presents all of the options available on the chip. This device is packaged in a 22-pin DIP and 28-pin chip carrier package, and contains all the features of the MC14400 and MC14401 plus package, and contains all the features of the MC14400 and MC14401 plus several more. Most of these features can be made available in a lower pin count package tailored to a specific user's application. Contact the factory for further details.

The devices were designed to be upward compatible with the MC14404/06/07 codecs and other industry standard codecs. They also maintain compatibility with Motorola's family of TSACs (MC14416/ MC14417/MC14418) as well as the MC3419 SLIC.

The PCM codec filter mono-circuits utilize CMOS due to its reliable low power performance and proven capability for complex analogy digital LSI functions.

MC14400

- 16-Pin Package
 On-Chip Precision Voltage Reference (3.15 9)
- Power Dissipation 45 mW at 2.048 MHz at 10 y
 O.1 mW Powered Down at 10 y
 Compatibility with Various Supply Configurations: ±
- ±5. + 12 Volts (5%)
- Pin Selectable TTL and CMOS Digital Levels
 Automatic Prescale Divide of Any One of 6 Clock Frequencies
 (128 kHz, 1.536 MHz, 1.544 MHz, 2.048 MHz, or 2.56 MHz) to Generate the Internal Sequencing Clock
 Pin Selection of Both A-LAW/Mu-LAW Companding and D3/D4
- or CCITT Digital Formats
- Output Drive Capability for 600 and 900 Ohm Loads of + 12 dBm Synchronous and Asynchronous Operation
- On-Chip Attendent Interrupt Conferencing
- Transmit Bandpass and Receive Low-Pass Filters on Chip

MC14401 - All of the Above Plus:

- 18-Pin Package
 Selectable Peak Overload Voltages (2.5, 3.15 and 3.78 Volts)
 Access to the "Minus" input of the Tx Input Op Amp

MC14402 - All of the Above Plus:


- 22-Pin Package
 Variable Data Clocks (64 kHz to 3.088 MHz)
- Access to Transmit Input Amplifier
- An External Precision Reference May Be Used
- External Gain Adjust for Complex SLIC Configurations
- 16-Pin Package
 Same Device as MC14400 with Access to Transmit Input
 - Amplifier with Single Ended Receive Output
- MSI Tied Internally to TDE
- 16-Pin Package
- Same Device as MC14403 with Common 64 kHz to 3.088 MHz Data Clocks


MC14400 MC14401 MC14402 MC14403 MC14405

CMOS LSI

(LOW-POWER COMPLEMENTARY MOS)

CODEC-FILTER PCM MONO-CIRCUIT





MOTOROLA TELECOMMUNICATIONS DEVICE DATA

2-139

www.DataSheet4U.com


www.DataSheet4U.com

This Material Copyrighted By Its Respective Manufacturer

www.DataSheet4U.com

T- 75-11-09

PCM MONO-CIRCUIT BLOCK DIAGRAM



DEVICE DESCRIPTIONS

There are five distinct versions of the Motorola PCM mono-circuit.

MC14400

The MC14400 PCM mono-circuit is a PCM codec-filter intended for standard word interleaved synchronous or asynchronous applications. The TDC pln on this device is the input to both the TDC and CCI functions in the pin description. Consequently, for MSI=8 kHz, TDC can be one of five discrete frequencies. These are 128 kHz (40 to 60% duty) 1.538, 1.544, 2.048 or 2.56 MHz. (For other data clock frequencies see MC14402 or MC14405.) The internal reference is set for 3.15 volts peak full scale, and the full scale input level at Txl and output level at RxO is 6.3 volts peak-to-peak. This is the +3 dBmO level of the PCM mono-circuit. All other functions are described in the pin description.

MC14401

The MC14401 PCM mono-circuit offers the same features and is for the same application as the MC14400, but offers two additional pins and features. The reference select input allows the full scale level of the device to be set at 2.5 Vp. 3.15 Vp or 3.78 Vp. The – Tx pin allows for external transmit gain adjust and simplifies interface to the MC3419 SLIC. Otherwise, it is identical to MC14400.

MC14402

The MC14402 PCM mono-circuit is the full featured 22-pin device. It is intended for use in applications requiring maximum flexibility. The MC14402 contains all the features of the

MC14400 and MC14401. The MC14402 is intended for bit interleaved or word interleaved operation with data clock frequencies which are non standard or time varying. One of the five standard frequencies (listed above) is applied to the CCI input and the data clock inputs can be any frequency between 64 kHz and 3.088 MHz. The $V_{\rm ref}$ pin allows for use of an external shared reference or selection of the internal reference and RxG and + Tx provide maximum flexibility for analog interface.


MC14403

The MC14403 PCM mono-circuit is intended for standard word interleaved asynchronous or synchronous applications. TDC can be one of five discrete frequencies. These are 128 kHz (40 to 60% duty) 1.636, 1.644, 2.048 or 2.56 MHz. (For other data clock frequencies see MC14402 or MC14405.) The internal reference is set of 3.15 volts peak full scale, and the full scale input level at Txl and output level at RxO is 6.3 volts peak-to-peak. This is the ± 3 dBmO level of the PCM monocircuit. The \pm Tx and -Tx inputs provide maximum flexibility for analog interface. All other functions are described in the pin description.

MC14405

The MC14405 PCM mono-circuit is intended for word interleaved synchronous applications. The MC14405 has all the features of the MC14403 but internally connects TDC and RDC (see pin description) to the DC pin. One of five standard frequencies (listed above) should be applied to CCI and the DC input can be any frequency between 64 kHz and 3.088 MHz.

T-75-11-09



HXC 2 1	TX	Mu/A 0 6 PDI 07 VSS 08	110 TOD 100 TDE 90 VLS
---------	----	-------------------------------------	------------------------------

MAXIMUM RATINGS (Voltage Referenced to VSS) Unit Symbol Value v V_{DD}-V_{SS} -0.5 to 13 DC Supply Voltage -0.5 to V_{DD} + 0.5 Voltage, Any Pin to VSS
DC Current Drain per Pin (Excluding VDD, VSS) mAdc 10 -40 to +85 °C Operating Temperature Range -85 to +150 Storage Temperature Range

ECOMMENDED OPERATING CONDITIONS		Pins	0 to 70°C Min	25°C Typ	0 to 70°C Max	Unit
Parameter				10 to 12	13	V
DC Supply Voltage		VCC to VSS	6	10 10 12	10	` _
Power Dissipation CMOS Mode 10 V	·	V _{DD} to V _{SS}	-	45 75	70 110	тW
TTL Mode 10 V		V _{DD} to V _{SS}		0.1	1.0	mW
Power Down Dissipation 10 V		MSI	7.5	8.0	8.5	kHz
Frame Rate Transmit and Receive				128		
Data Rate			l _	1536	l –	l
MC14400, MC14401, and MC14403		TDC, RDC	i -	1544	-	kHz
(Must Use One of These Frequencies)			l -	2048	-]
±2%			-	2560	1 =	
D . D . 11014103 14014106			64	_	3088	kHz
Data Rate MC14402, MC14405 Full Scale Output and Input Levels MC14400, MC14403, MC144	05			3.15	T -	
MC14401 and MC14402, V _{ref} = VSS	RSI=VDD	RxO, Txl	_	3.78	-	Vp
Wichtigt and wichthos, Alet - 422	RSI=VSS		-	3.15	-	ŀ
	RSI=VAG		-	2.50		<u> </u>

DIGITAL	I FVFI S	$(T_A = 0)$	ሳ የሰባር ነ

Parameter	Symbol	Vpp to Vss	Min	Тур	Max	Unit
CMOS Mode TDE, RCE, RDD, PDI, RDC, TDC, DC, CCI, MSI	0 –	12		5.25	3.6	
	<u>"1" – </u>	12	8.4	6.75		٧
TTL Mode TDE, RCE, RDD, PDI, RDC, TDC, DC, CCI, MSI	"0" – "1" –	10	 V _{LS} +2.0	V _{LS} + 1.0 V _{LS} + 1.8	VLS+0.8	v
TDD Output Current VOH=2 VOL=0 VOL	1 0.1	10 —	150 1.6			μA ma

ANALOG TRANSMISSION PERFORMANCE

$(V_{DD} = +5 V \pm 5\%.)$	/ss=~5V ±5%,0dBm	$0 = +6 \text{ dBm@600 } \Omega, V_1$	$s = V_{\Delta G} = 0$. $T_{\Delta} = 0$ to	70°C, TDC=RDC: TDF=RCF=8 kHz)	

VDD = +5 V ±5%, VgS = -5 V ±5%, 0 dBm0 = +6 dBm@600 Characteristic	E	to E	A	/D			
About to Call 10 10 and a call	Min	Max	Min	Max	Min	Max	Unit
Absolute Gain (0 dBm0 @ 1.02 kHz)	-0.3	+0.3	-0.3	+0.3	-0.3	+0.3	dB
Gain vs Level Tone (Relative to ~ 10 dBm0, 1.02 kHz) +3 to ~ 40 dBm0							
-40 to -50 dBm0	-0.4	+0.4	-0.2	+0.2	~ Q.2	+0.2	
-55 dBm0	-0.8	+0.8	-0.4	+0.4	-0.4	+0.4	dB
	- 1.6	+1.6	- 1.0	+1.0	-0.8	+0.8	
Gain vs Level — Pseudo Noise (A-Law Only, MC144XXL1 Only) (Relative to ~10 dBm0)			1				1
- 10 to - 55 dBm0			1				dB
-60 dBm0	-0.45	+0.45	-	-	-	-	l ap
Total Distortion - 1.02 kHz Tone (C Message)	-0.90	+0.90	<u> </u>			_	L
0 to -30 dBm0	or.		۱		1		1
-40 d8m0	35	-	35	~	36	-	l dB
- 45 dBm0	29 24	-	29	-	30	-	ub
Total Distortion with Noise (A-Law Only, MC144XXL1 Only)	- 44	 	24		26	-	<u> </u>
-3 dBm0	27.5	ŀ	i	1			
-6 to -27 dBm0	35	_	-	-	-	-]
34 dBm0	33.1	-	_	-	-	-	dB
-40 dBm0	28.5	_	1 -		_	-	"
- 55 d8m0	13.5		_			-	
Idle Noise		 		<u> </u>	<u> </u>	<u> </u>	 -
(Mu Law, C Message)	_	18	_	18		10	40
(A Law, Psophometric - MC144XXL1 Only)	l –	-68	_	-68	-	13 - 75	dBrnCo dBmOr
Frequency Response (Relative to - 10 dBm0, 1.02 kHz)						- /3	OBINO
15 to 60 Hz		~23	_	- 23	_	0.15	
300 to 3000 Hz	~0.30	+0.30	-0.15	+0.15	-0.15	+0.15	dBm0
3400 Hz	- 1.6	0	-0.8	0	-0.8	0	I GOLLO
4000 Hz 4600 Hz		- 28	-	- 14	_	- 14	l
	-	-60	L	-32	-	-30	l
Inband Spurious (1.02 kHz@0 dBm0) 300 to 3400 Hz							
		- 43		-43	÷ :	- 43	dBm0
Out-of-Band Spurious (0 to 12 kHz in, @0 dBm0)							
0 to 3400 Hz 3400 to 4600 Hz	-	~30	-	-30		_ `	l
4600 Hz to 12 kHz		− 28	-	-		_	dBm0
Idle Noise Selective		⊸30	-			-	
@ 8 kHz with VAG = Txl Measure at RxO, 30 Hz Bandwidth			Ì				
		-50			_		dBm0
Group Delay Difference							
0 dBm0, TDC, RDC= 2.048 MHz							ľ
500 to 600 Hz	-	80	-		-	_	l
600 to 1000 Hz 1000 to 2600 Hz	-	60		-	- [_	#Sec
2600 to 2800 Hz	-	140	-	- 1	-	-	l
		80				-	
Go to Return Crosstalk @0 dBm0	丁	. 7					
Txl to TDD @ RxO	- 1	-	-	-65	- 1	-65	dBm0
RDD to RxO @ TDD	ļ	i	i	ļ	1		
Absolute Group Delay @ 1.02 kHz				-			
TDC = RDC = 2.048 MHz	- 1	460	í				

T-75-11-09

ANALOG ELECTRICAL CHARACTERISTICS (VDD=(10-12 V) ±5%, 0 to 70°C)

NALOG ELECTRICAL CHARACTERISTICS (VDD = (10- Characteristic		Symbol	Min	Тур	Max	Unit
	-Tx, +Tx, (Txl for MC14400)	lin		± 0.01	±30	nΑ
nput Current	Txl (for MC14400) to VAG	Zin	100	200	-	kΩ
AC Input Impedance (1 kHz)	-Tx. +Tx to VAG	Zin	1.5	5.0	1	МΩ
AC Input Impedance (1 kHz)	-Tx, +Tx	VICR	+1.5	_	+8.0	V
Input Common Mode Voltage Range VDD = 10.0 V	- 17, + 17	·IGN	1		-	_
Output Voltage Range RL = 20 k to VAG RL = 600 to VAG	RxO, RxO Each	V _{OR} to V _{AG}	4.0 3.2	-	+4.0 +3.2 +3.9	l v
RL=900 to VAG	Output		-3.9	 - -		mA
Output Current RxO, RxO	V _{OH} =V _{DD} -0.8 V _{OL} =0.8		-5.0 +5.0			<u> </u>
Power Supply Rejection Ratio VDD = 12 V ±0.05 V peak @ 1 kHz	RxO to VAG RxO to VAG	PSRR	30 30	40 40	<u> </u>	dB
Shared External Reference	V _{ref} to VAG		2.0	<u> </u>	3.8	L V
		lin	T -	0.3	-	mA
V _{ref} Input Current	Source	IVAG		200		μА
VAG Output Current	Sink	IVAG	1	8.0		mA



MODE CONTROL LOGIC (VSS=0 V, 0 to 70°C)

Characteristics				Тур	Max	Unit
V _{LS} Voltage for TTL Mode	- Voltage for TTI Mode		0	-	6.0 8.0	٧
	<u> </u>	10	9.5	-	1	٧
V _{LS} Voltage for CMOS Mode		12	11.5			
Mu/A Select Voltage		10	9.5	۱ ـ	_	1
Mu-Law Mode		12	11.5	_	l –	١
		10	4.0	-	6.0	
Sign Magnitude Mode		12	5.0	-	7,0	٧
A b Allerda		10	-	-	0.5	
A-Law Mode		12		<u> </u>	0.5	Ļ.,
Reference Select Voltage	3.78 V Mode	10	9.5	-	-	V
Veteletica galact Antrada		12	11.5	╀╾	-	┰
	2.5 V Mode	10	4.0	-	6.0 7.0	١ ۲
	0.45 11 14-4-	12	5.0	╁═	0.5	ŤΨ
	3.15 V Mode	12	1 =	1 _	0.5	1.
		10	4.0	+-	1 =	T v
V _{ref} Mode Voltage	External Reference Mode	12	5.0	_	_	'
-	Internal Reference Mode	10	-	-	0.5	Т
	monta trotoromo me e	12			0.5	上
MCI-CO		10	T -	128	T -	kH
Analog Test Mode Selection Frequency, MSI = CCI See Pin Description; Test Modes		12	_	128	1-	

T-75-11-09

SWITCHING CHARACTERISTICS (VDD=(10 to 12 V), TA=0 to 70°C, CL=50 pF CMOS or TTL Model

Charac	teristic	Symbol	Min	Тур	Max	Unit
Output Rise Time Output Fall Time	· TDD	trlH trhL	-	30	80	ns
Input Rise Time Input Fall Time	DC, TDE, CCI, RCE, RDC, TDC, MSI	tTLH tTHL	-	-	4	μS
Pulse Width	DC, TDE Low, CCI, RCE, RDC, TDC, MSI	IWH	100	_	_	ns
Clock Pulse Frequency	DC, TDC, RDC	fcl.	64	-	3088	kHz
Clock Pulse Frequency (MSI = 8 kHz) This Pin Will Accept One of These 5 Discrete Cloc to Produce Internal Sequencing.	k Frequencies and Compensate CCI 1 3 4 5	fCL1 fCL2 fCL3 fCL4 fCL5		128 1536 1544 2048 2560	-	kHz
Propagation Delay Time TTL CMOS TTL CMOS TTL CMOS TTL	TDE to TDD Low Impedance TDE to TDD Low Impedance TDE to TDD High Impedance TDE to TDD High Impedance TDC* to TDD TDC* to TDD	tp1 tp1 tp2 tp2 tp3 tp3	85 50 - - -	130 100 50 20 120 80	180 160 75 40 180 160	ns
TDE Rising Edge to TDC Falling Edge Setup Time		tsu1	20 100	1 1	-	ns ns
RCE Rising Edge to RDC Falling Edge Setup Time		t _{su3}	20 100	-	1 1	ns ns
MSI Rising Edge to CCI Falling Edge Setup Time		tsu6 tsu7	20 100		-	ris ris
RDD Valid to RDC Falling Edge Setup Time		t _{su5}	60	40	_	ns
RDD Hold Time from RDC Falling Edge		th	100	60		ns

^{*}For the sign bit, tp3 is measured from TDE or TDC, whichever is last.

PIN DESCRIPTION

DIGITAL

VLS selects CMOS or TTL compatibility for all digital I/Os. VLS=VDD: all I/O is CMOS, (VDD to VSS swing). VLS<VDD-4 volts; all I/O is TTL with switchpoint 1.4 V above VLS. The pins controlled by VLS are inputs MSI, CCI, TDC, RDC, TDE, RCE, RDD, PDI and output TDD. In TTL applications VLS is Digital GND.

MSI is a continuous 8 kHz (for sampling rate) signal which is used as a time base for internally selecting a prescale divider for CCI input. MSI should be tied to the frame sync or system syno signal, but has no relation to transmit or receive data timing, except as described under TDE. MSI should be derived from the transmit timing in asynchronous applications. In many applications MSI can be tied to TDE. (MSI is tied to TDE in MC14403/05.)

CCI input is designed to accept five discrete clock frequencies. These are 128 kHz 40 to 60% duty cycle, 1.536 MHz, 1.544 MHz, 2.048 MHz or 2.56 MHz. The frequency at this input is compared with MSI and prescale divided to produce the internal sequencing clock at 128 kHz (or 16 times the sampling rate). The four clocks in the MHz frequency range have only minimum pulse width duty cycle requirements. In the asynchronous applications, CCI should be derived from transmit timing. (CCI is tied to TDC in MC14400/01/03).

TDC is the transmit data bit rate input. It can be any frequency from 64 kHz to 3.088 MHz, and is often tied in common to CCI if the data rate is equal to one of the five discrete frequencies. This clock is the shift clock for the transmit shift register and leading edges produce successive data bits at TDD. In asynchronous applications, TDE should be derived from this clock. (TDC and RDC are tied together in MC14405 and are called DC.)

TDE serves two functions for the transmit data timing. It establishes the transmit sync in conjunction with MSI. If the leading edges of TDE occur at 8 kHz and both MSI and TDE

are derived from TDC, then the MSI relationship is transare derived from TDC, then the MSI relationship is transparent and TDE is simply transmit sync. The leading edge of TDE produces the sign bit at TDD during the current TDC period. The TDC shifts out the remaining bits at the TDC rate. The TDD pin is active as long as TDE is high. If there is more than one TDE leading edge per frame, then the first TDE after MSI is the Tx sync. Thus, TDE may be taken low to three state TDD after the first leading edge. The additional TDE high periods before the next MSI merely un-three-states TDD. This can be used for bit interleaved systems. In asynchronous applications, TDE is derived from TDC.

TDD is the digital data output. It operates in sync with TDC and TDE. It is a three-state output. TDC, TDE, and TDD independently control transmit data timing. The data format (Mu-Law, A-Law or sign magnitude) is controlled by Mu/A. This output may be made high-speed CMOS compatible using a pullup resistor.

RDC is the receive data clock and works in conjunction with RCE and RDD to produce all receive data timing. These three signals must be synchronous, but can be asynchronous with all other digital pins. RDC provides the receive register clock. The RDC clock may be any frequency from 64 kHz to 3.088 MHz.

RCE — The rising edge of RCE should identify the sign bit of a receive word on RDD. The next falling edge of RDC, after a rising RCE, loads the first bit of the PCM word into the receive register. The next seven falling edges enter the remainder of the PCM word. On the ninth rising edge, the receive word is transferred to the receive buffer register and the A/D sequence is interrupted to commence the decode process. In the asynchronous mode and with an 8 kHz between 7.5 and 8.5 kHz. Two receive words may be decoded each transmit frame to allow on chip conferencing.

RDD is the digital data input. It operates synchronously with RDC and RCE. The data format is determined by the Mu/A pin.

T-75-11-09

Code	Sign/ Magnitude	Mu-Law	A-Law (CCITT)
+ full scale + zero - zero	1111 1111 1000 0000 0000 0000	1000 0000 1111 1111 0111 1111 0000 0010	1010 1010 1101 0101 0101 0101 0010 1010

	Sign Bit	Ch	ord Sel	ect	_	Step	elect	
1	Q	1	2	3	4	5	6	7

Note: Starting from sign magnitude, to change format:

To Mu-Law

NULLAW —
MSB is unchanged (sign)
invert remaining seven bits
if code is 0000 0000, change to 0000 0010 (for zero code

suppression)

A-Law -MSB is unchanged (sign)
invert odd numbered bits ignore zero code suppression

Mu/A Select — This pin selects the companding law and the data format at TDD and RDD.

Mu/A ⇒ VDD; Mu255 Companding D3 Data Format with

Zero Code Supress

Mu/A=VAG; Mu255 Companding with Sign Magnitude

Data Format
Mu/A=Vss; A-law Companding with CCITT Data Format Bit Inversions

mat bit inversions PDI — The power down input disables the bias circuitry and gates off all clock inputs. This puts the TxI, RxO, RxO, and TDD outputs into a high impedance state. The power dissipation is reduced to 0.1 mW when PDI = VLS or VSS. The circuit operates normally with PDI = VDD or with a logic high as defined by connection at VLS. TDD will not come out of high impedance for two MSI cycles after PDI goes

high.

DC — In the MC14405, TDC and RDC are internally connected to this pin.

ANALOG

VAG Analog Ground

VAG Analog Ground

Each version of the PCM mono-circuit produces its own analog ground internally. The DC voltage is approximately (VDD-VSS)/2. All analog functions within the device use this as a reference point for signal processing. In symetric dual supply systems (±5, ±6, etc.), VAG may externally be tied to the system analog ground supply. The VAG output will sink more than 8 mA of current, but can source only 200. μA. When RxO or RxO are output drives for 600 or 900 loads tied to VAG, a pullup resistor to VDD will be required to boost the source current capability if VAG is not tied to the supply ground.

Vref Positive Voltage Reference Input (MC14402 Only)

The $V_{\rm ref}$ pin provides for the supply of an external voltage reference or for the selection of an internal reference within the PCM mono-circuit. If $V_{\rm ref}$ is tied to VSS, the internal reference is selected. If $V_{\rm ref} > V_{\rm AG}$, then the external mode

is selected. In each case, the overload or full scale gains of the codec are selected by the reference select pin (RSI). Both the internal and external references are inverted within the PCM mono-circuit for negative input voltage such that only one reference is required.

46E D

only one reterence is required.

External Mode — In the external reference mode (V_{fef} > VAG), a 2.5 volt reference like the MC1403 is connected from V_{fef} to VAG. A single external reference may be shared by tying together a number of V_{fef}s and VAGs from different PCM mono-circuits. In special applications, the reference voltage may be between 2 and 4 volts. However, the gain selection logic associated with RSI must be considered to arrive at the desired PCM mono-circuit gain.

Internal Mode - In the internal reference mode (Vref=VSS), an internal reference supplies the reference voltage for the PCM mono-circuit.

RSI Reference Select Input (MC14401/02 Only)

The RSI input allows the selection of three different The RSI input allows the selection or three different overload or full scale voltages independent of the internal or external reference mode. The selection of maximum signed level is made by connecting RSI to VDD. VAG or VSS. The various modes of operation are summarized in the table below. The internal reference is designed to give internal gains equal to those obtained with an external 2.5 volt reference.

RxO and RxO Receive Analog Outputs

HXU and HXO Receive Analog Outputs

These two complimentary outputs are generated from the output of the receive filter. They are equal in magnitude and out of phase. The maximum signal output of each is equal to the maximum peak-to-peak signal described with the reference. If a 2.5 V reference is used with RSI tied to VAG and a + 3 dBm0 sine wave is decoded, the RxO output with be a 6 V peak-to-peak signal. $\overline{\text{RxO}}$ will also have a signal output of 6 V peak-to-peak. External loads may be connected from RxO to $\overline{\text{RxO}}$ for a 6 dB push-pull signal gain or from from RxO to RxO for a 6 dB push-pull signal gain or from either RxO or $\overline{\text{RxO}}$ to $\overline{\text{VAG}}$. With RSI tied to $\overline{\text{VSS}}$, each output will drive 600 Ω to +9 dBm. With RSI tied to $\overline{\text{VDD}}$, each output will drive 900 \Omega to +9 dBm.

ADDITIONAL PIN DESCRIPTIONS

fixG Receive Output Gain Adjust (MC14402 Only)

RxG Receive Output Gain Adjust (MC14402 Only) If RxG is left open, then the output signal at RxO will be inverted and output at \overline{RxO} . Thus the push-pull gain to a load from RxO to \overline{RxO} is two times the output level at RxO. If external resistors are applied from RxO to RxG (RI) and from RxG to \overline{RxO} (RG), the gain of \overline{RxO} can be set differently from -1. These resistors should be in the range of 10 kΩ. The RxO output level is unchanged by the resistors and the \overline{RxO} gain is equal to minus RG/RI(VRxO). The purpose of RxG is to allow external receive gain adjustment. The circuit for RxG and \overline{RxO} is shown in the block diagram.

+ Tx Positive Tx Amplifier Input (MC14402/03/05 Only) -Tx Negative Tx Amplifier Input (MC14401/02/03/05 Only)

The Txl pin is the input to the transmit bandpass filter. If The Txl pin is the input to the transmit bandpass filter. If + Tx or - Tx are available, then there is an internal amplifier preceding the filter whose pins are + Tx, - Tx and Txl. These pins allow access to the amplifier terminals to tailor the input gain with external resistors. The resistors should be in the range of 10 k. If + Tx is not available, it is internally tied to VAG. If - Tx and + Tx are not available, the Txl is a unity rain high impedance input gain high impedance input.



Txl Analog Input

Txl is the input to the transmit filter. It is also the output of the transmit gain amplifiers of the MC14401/02/03/05. The input impedance is greater than 100 k to VAG in the MC14400. The Txl input has an internal gain of 1.0, such that a +3 dBm0 signal at Txl corresponds to the peak-to-peak swing of RxO described above. For ±2.5 V shared references and RSI=VAG, the +3 dBm0 input should be 5.0 volt peak-to-peak 5.0 volt peak-to-peak.

Power Supplies

VDD - Most Positive Supply. VDD is typically 10 to 12

volts.


VSS — Most Negative Supply. This is the most negative supply pin.

For single-supply systems, these are the only power pins. VLS will be tied to VSS or VDD and VAG is an output. In dual-supply systems, VLS may be digital ground and VAG may be analog ground.

Testing Considerations (MC14400/01/02 Only)

An analog test mode is activated by connecting MSI and CCI to 128 kHz. In this mode, the input of the codec (the output of the Tx filter) is available on the PDI pin. This input is a DC auto zeroed access to the A/D side of the codec. If monitored with a high-impedance buffer, the output of the Tx low-pass filter can also be measured at the PDI pin. This test mode allows independent evaluation of the transmit low-pass filter and A/D side of the codec. The receive channel of the mono-circuit is tested with the codec and filter together.

TEST CIRCUIT



OPTIONS AVAILABLE BY PIN SELECTION

RSI* Pin Level	V _{ref} * Pin Level	Peak-to-Peak Overload Voltage (TxI, RxO)
VDD VDD VAG VAG VSS VSS	VSS VAG+VEXT VSS VAG + VEXT VSS VAG + VEXT	7.56 Vpp (3.02 × VEXT) Vpp 5 Vpp (2 × VEXT) Vpp 6.3 Vpp (2.52 × VEXT) Vpp


*On MC14400/03/05, RSI and V_{ref} tied internally to V_{SS}. On MC14401, V_{ref} tied internally to V_{SS}.

SUMMARY OF OPERATION CONDITIONS USER PROGRAMMED THROUGH PINS VDD, VAG, AND VSS

Pin Programmed Logic Level		RSI Peak Overload Voltage	V _{LS}
V _{DD}	Mu-Law Companding Curve and D3/D4 Digital Formats with Zero Code Suppress	3.78	CMOS Logic Levels
	Mu-Law Companding Curve and Sign Magnitude Data Format	2.50	TTL Levels VAG Up
	A-Law Companding Curve and CCITT Digital Format	3.15	TTL Levels VSS Up




T-75-11-09




T-75-11-09

THE BASIC VOICE CHANNEL USING THE MC14400 PCM CODEC/FILTER MONO-CIRCUIT






MC14401 PCM MONO-CIRCUIT WITH MC14417 TSAC



MOTOROLA TELECOMMUNICATIONS DEVICE DATA

T-75-11-09



2


MOTOROLA TELECOMMUNICATIONS DEVICE DATA

2-149


T-75-11-09

HYBRID INTERFACES TO MC14401 PCM CODEC FILTER MONO-CIRCUIT





Simplified Transformer Hybrid Using MC14401




"T" Padded Transformer Hybrid Using MC14401

MOTOROLA TELECOMMUNICATIONS DEVICE DATA


2-150

7-75-11-09

HYBRID INTERFACES TO THE MC14402 PCM CODEC/FILTER MONO-CIRCUIT



Universal Transformer Hybrid Using MC14402



T-75-11-09



