Triple 2-Input Exclusive OR/ Exclusive NOR Gate


The MC10107 is a triple-2 input exclusive OR/NOR gate.


- $P_D = 40 \text{ mW typ/gate (No Load)}$
- $t_{pd} = 2.8 \text{ ns typ}$
- t_r , $t_f = 2.5$ ns typ (20%-80%)



ON Semiconductor

http://onsemi.com





ELECTRICAL CHARACTERISTICS

			Test Limits							
		Pin Under	-30	D∘C		+25°C		+85	5°C	
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	Ι _Ε	8		31			28		31	mAdc
Input Current	l _{inH}	4, 9, 14 5, 7, 15		425 350			265 220		265 220	μAdc
	l _{inL}	*	0.5		0.5			0.3		μAdc
Output Voltage Logic 1	V _{OH}	2 2 3 3	-1.060 -1.060 -1.060 -1.060	-0.890 -0.890 -0.890 -0.890	-0.960 -0.960 -0.960 -0.960		-0.810 -0.810 -0.810 -0.810	-0.890 -0.890 -0.890 -0.890	-0.700 -0.700 -0.700 -0.700	Vdc
Output Voltage Logic 0	V _{OL}	2 2 3 3	-1.890 -1.890 -1.890 -1.890	-1.675 -1.675 -1.675 -1.675	-1.850 -1.850 -1.850 -1.850		-1.650 -1.650 -1.650 -1.650	-1.825 -1.825 -1.825 -1.825	-1.615 -1.615 -1.615 -1.615	Vdc
Threshold Voltage Logic 1	V _{OHA}	2 2 3 3	-1.080 -1.080 -1.080 -1.080		-0.980 -0.980 -0.980 -0.980			-0.910 -0.910 -0.910 -0.910		Vdc
Threshold Voltage Logic 0	V _{OLA}	2 2 3 3		-1.655 -1.655 -1.655 -1.655			-1.630 -1.630 -1.630 -1.630		-1.595 -1.595 -1.595 -1.595	Vdc
Switching Times (50Ω Load)					Min	Тур	Max			ns
Propagation Delay	t++ t+ - t-+ t t++ t+ -	Inputs 4,9 or 14 to either Output Inputs 5,7 or 15 to either	-1.1 1.1 1.1 1.1 1.1 1.1 1.1	3.8 3.8 3.8 3.8 3.8 3.8 3.8 3.8 3.8	1.1 1.1 1.1 1.1 1.1 1.1 1.1	2.0 2.0 2.0 2.0 2.8 2.8 2.8 2.8	3.7 3.7 3.7 3.7 3.7 3.7 3.7 3.7	1.1 1.1 1.1 1.1 1.1 1.1 1.1	4.0 4.0 4.0 4.0 4.0 4.0 4.0	
Rise Time (20 to 80%) Fall Time (20 to 80%)	t t+ t-	Output **	1.1 1.1 1.1	3.8 3.5 3.5	1.1 1.1 1.1	2.8 2.5 2.5	3.7 3.5 3.5	1.1 1.1 1.1	4.0 3.8 3.8	

* Individually test each input applying V_{IH} or V_{IL} to input under test.

ELECTRICAL CHARACTERISTICS (continued)


		TEST VOLTAGE VALUES (Volts)							
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{EE}	
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
Pin			TEST VOLTAGE APPLIED TO PINS LISTED BELOW						
Characteristic		Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{EE}	(V _{CC}) Gnd
Power Supply Drain Current		Ι _Ε	8	5, 7, 15				8	1, 16
Input Current		I _{inH}	4, 9, 14 5, 7, 15	*				8 8	1, 16 1, 16
		I _{inL}	*		*			8	1, 16
Output Voltage	Logic 1	V _{OH}	2	4, 5				8	1, 16
			2 3	4				8 8	1, 16
			3	5				8	1, 16
Output Voltage	Logic 0	V _{OL}	2	4				8	1, 16
			2 3	5 4, 5				8	1, 16 1, 16
			3	1, 0				8	1, 16
Threshold Voltage	Logic 1	V _{OHA}	2	5		4		8	1, 16
			2 3				4	8 8	1, 16 1, 16
			3			5		8	1, 16
Threshold Voltage	Logic 0	V _{OLA}	2			4		8	1, 16
			2	5		5		8	1, 16
			3 3	2		4	4	8 8	1, 16 1, 16
Switching Times	(50 Ω Load)			+1.1V		Pulse In	Pulse Out	–3.2 V	+2.0 V
Propagation Delay		t++	Inputs	5, 7, 15		Input		8	1, 16
		t+	4,9 or 14	5, 7, 15		4, 9 or	Corresponding XOR/XNOR	8	1, 16
		t-+	to either	5, 7, 15		14	Outputs	8	1, 16
		t	Output	5, 7, 15				8	1, 16
		t++.	Inputs	4, 9, 14		Input	Corresponding	8	1, 16
		t+ -	5,7 or 15 to either	4, 9, 14 4, 9, 14		5, 7 or	XOR/XNOR	8 8	1, 16 1, 16
		t-+ t	Output	4, 9, 14 4, 9, 14		15	Outputs	8	1, 16
Rise Time	(20 to 80%)	t+	**	4, 9, 14		Any Input	Corresponding	8	1, 16
Fall Time	(20 to 80%)	t-	**	4, 9, 14		Any Input	XOR/XNOR Outputs	8	1, 16

* Individually test each input applying V_{IH} or V_{IL} to input under test.


** Any Output.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

PACKAGE DIMENSIONS



PACKAGE DIMENSIONS



NOTES:

DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
CONTROLLING DIMENSION: INCH.
DIMENSION L TO CENTER OF LEAD WHEN FOOMED DRAWLES

DIMENSION LTO CENTER OF LEAD WHEN FORMED PARALLEL.
DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.

	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.750	0.785	19.05	19.93	
В	0.240	0.295	6.10	7.49	
С		0.200		5.08	
D	0.015	0.020	0.39	0.50	
Е	0.050	BSC	1.27 BSC		
F	0.055	0.065	1.40	1.65	
G	0.100 BSC		2.54 BSC		
Н	0.008	0.015	0.21	0.38	
κ	0.125	0.170	3.18	4.31	
Г	0.300 BSC		7.62 BSC		
Μ	0 °	15 °	0 °	15°	
Ν	0.020	0.040	0.51	1.01	

-A-<u>ሳ ስ ስ ስ</u> 16 в 0 L $\Box \Box$ ι, հո - C S -T- SEATING PLANE H G A ® **D** 16 PL

PDIP-16 **P SUFFIX** PLASTIC DIP PACKAGE CASE 648-08 ISSUE R

NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL

	INC	HES	MILLIMETERS			
DIM	MIN	MAX	MIN	MAX		
Α	0.740	0.770	18.80	19.55		
В	0.250	0.270	6.35	6.85		
C	0.145	0.175	3.69	4.44		
D	0.015	0.021	0.39	0.53		
F	0.040	0.70	1.02	1.77		
G	0.100	BSC	2.54 BSC			
Н	0.050	BSC	1.27 BSC			
J	0.008	0.015	0.21	0.38		
K	0.110	0.130	2.80	3.30		
L	0.295	0.305	7.50	7.74		
М	0°	10 °	0 °	10 °		
S	0.020	0.040	0.51	1.01		

Notes

DEWICE NOT RECOMMENDED FOR MENDESIGN

Notes

DEWCE NOT RECOMMENDED FOR MENDESIGN

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor

P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 Phone: 81–3–5740–2700 Email: r14525@onsemi.com

OR NEW DESIGN

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.