16-bit Proprietary Microcontroller

CMOS

F²MC-16L MB90670/675 Series

MB90671/672/673/T673/P673 (MB90670 Series) MB90676/677/678/T678/P678 (MB90675 Series)

■ DESCRIPTION


The MB90670/675 series is a member of 16-bit proprietary single-chip microcontroller F²MC*¹-16L family designed to be combined with an ASIC (Application Specific IC) core. The MB90670/675 series is a high-performance general-purpose 16-bit microcontroller for high-speed real-time processing in various industrial equipment, OA equipment, and process control.

The instruction set of F²MC-16L CPU core inherits AT architecture of F²MC-8 family with additional instruction sets for high-level languages, extended addressing mode, enhanced multiplication/division instructions, and enhanced bit manipulation instructions. The microcontroller has a 32-bit accumulator for processing long word data (32-bit).

The MB90670/675 series has peripheral resources of UART0, UART1(SCI), an 8/10-bit A/D converter, an 8/16-bit PPG timer, a 16-bit reload timer, a 24-bit free run timer, an output compare (OCU), an input capture (ICU), DTP/external interrupt circuit, an I²C*² interface (in MB90675 series only). Embedded peripheral resources performs data transmission with an intelligent I/O service function without the intervention of the CPU, enabling real-time control in various applications.

- *1: F2MC stands for FUJITSU Flexible Microcontroller.
- *2: Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.

■ PACKAGES





■ FEATURES

Clock

Embedded PLL clock multiplication circuit

Operating clock (PLL clock) can be selected from divided-by-2 of oscillation or one to four times the oscillation (at oscillation of 4 MHz, 4 MHz to 16 MHz).

Minimum instruction execution time of 62.5 ns (at oscillation of 4 MHz, four times the PLL clock, operation at Vcc of 5.0 V)

CPU addressing space of 16 Mbytes

Internal addressing of 24-bit

External accessing can be performed by selecting 8/16-bit bus width (external bus mode)

www.DataSheet4U. Instruction set optimized for controller applications

Rich data types (bit, byte, word, long word)

Rich addressing mode (23 types)

High code efficiency

Enhanced precision calculation realized by the 32-bit accumulator

Instruction set designed for high level language (C) and multi-task operations

Adoption of system stack pointer

Enhanced pointer indirect instructions

Barrel shift instructions

• Enhanced execution speed

4-byte instruction queue

• Enhanced interrupt function

8 levels, 32 factors

• Automatic data transmission function independent of CPU operation

Extended intelligent I/O service function (EI²OS)

• Low-power consumption (standby) mode

Sleep mode (mode in which CPU operating clock is stopped)

Timebase timer mode (mode in which other than oscillation and timebase timer are stopped)

Stop mode (mode in which oscillation is stopped)

CPU intermittent operation mode

Hardware standby mode

Process

CMOS technology

• I/O port

MB90670 series: Maximum of 65 ports MB90675 series: Maximum of 84 ports

• Timer

Timebase timer/watchdog timer: 1 channel

8/16-bit PPG timer: 8-bit \times 2 channels or 16-bit \times 1 channel

16-bit reload timer: 2 channels 24-bit free run timer: 1 channel

• Input capture (ICU)

Generates an interrupt request by latching a 24-bit free run timer counter value upon detection of an edge input to the pin.

Output compare (OCU)

Generates an interrupt request and reverse the output level upon detection of a match between the 24-bit free run timer counter value and the compare setting value.

- I²C interface (in MB90675 series only)
- Serial I/O port for supporting Inter IC BUS

(Continued)

(Continued)

• UARTO

With full-duplex double buffer (8-bit length)

Clock asynchronized or clock synchronized transmission (with start and stop bits) can be selectively used.

• UART1 (SCI)

With full-duplex double buffer (8-bit length)

Clock asynchronized or clock synchronized serial transmission (I/O extended serial) can be selectively used.

• DTP/external interrupt circuit (4 channels)

A module for starting extended intelligent I/O service (EI²OS) and generating an external interrupt triggered by an external input.

www.DataSheet4U. OWake-up interrupt

Receives external interrupt requests and generates an interrupt request upon an "L" level input.

Delayed interrupt generation module

Generates an interrupt request for switching tasks.

• 8/10-bit A/D converter (8 channels)

8-bit or 10-bit resolution can be selectively used.

Starting by an external trigger input.

■ PRODUCT LINEUP

• MB90670 series

| Part number Item | MB90671 | MB90672 | MB90673 | MB90T673 | MB90P673 | |
|---------------------------|--|-----------------------------------|---|--|-----------------------------|--|
| Classification | N | lask ROM produc | ts | External ROM product | One-time PROM product | |
| ROM size | 16 Kbytes | 32 Kbytes | 48 Kbytes | External ROM | 48 Kbytes | |
| RAM size | 640 bytes | 1.64 Kbytes | | 2 Kbytes | | |
| CPU functions | Number of instructions: 340 Instruction bit length: 8 bits, 16 bits Instruction length: 1 byte to 7 bytes Data bit length: 1 bit, 8 bits, 16 bits Minimum execution time: 62.5 ns (at machine clock of 16 MHz) Interrupt processing time: 1.5 µs (at machine clock of 16 MHz, minimum value) | | | | | |
| Ports | | | (CMOS output): 5 (N-ch open-drain o | | | |
| UART0 | Clock synchronized transmission (500 Kbps to 2 Mbps) Clock asynchronized transmission (4800 Kbps to 500 Kbps) Transmission can be performed by bi-directional serial transmission or by master/slave connection. | | | | | |
| UART1 (SCI) | Cloc | k asynchronized | transmission (240 | 0 Kbps to 2 Mbps) 0 Kbps to 62500 b al transmission or l | ps) | |
| 8/10-bit A/D converter | Continuo | not conversion mous conversion mo | de (converts selec | | nuously) | |
| 8/16-bit PPG timer | | 8-bit of wave of given int | | | | |
| 16-bit reload timer | Number of channels: 2 16-bit reload timer operation Interval: 125 ns to 131 ms (at machine clock of 16 MHz) External event count can be performed. | | | | | |
| 24-bit free run timer | Overflo | | umber of channel : ermediate bit inter | | erated. | |
| Output compare unit (OCU) | Overflow interrupts or intermediate bit interrupts may be generated. Number of channels: 8 Pin input factor: A match signal of compare register | | | | | |

(Continued)

(Continued)

| Part number Item | MB90671 | MB90672 | MB90673 | MB90T673 | MB90P673 | | | |
|--------------------------------------|--|---------|---|--------------------------------|----------|--|--|--|
| Input capture unit (ICU) | Number of channels: 4 Rewriting a register value upon a pin input (rising, falling, or both edges) | | | | | | | |
| DTP/external interrupt circuit | Number of inputs: 4 Started by a rising edge, a falling edge, an "H" level input, or an "L" level input. External interrupt circuit or extended intelligent I/O service (EI²OS) can be used. | | | | | | | |
| Wake-up interrupt | Number of inputs: 8 Started by an "L" level input. | | | | | | | |
| Delayed interrupt generation module | An interrupt generation module for switching tasks used in real-time operating systems. | | | | | | | |
| I ² C interface | | | None | | | | | |
| Timebase timer | Interru | • | 18-bit counter ms, 4.096 ms, 1 oscillation of 4 M | 16.384 ms, 131.0 Hz) | 072 ms | | | |
| Watchdog timer | Reset ge | | : 3.58 ms, 14.33 n of 4 MHz, mini | ms, 57.23 ms, 49 mum value) | 58.75 ms | | | |
| Low-power consumption (standby) mode | Sleep/stop/CPU intermittent operation/timebase timer/hardware stand-by | | | | | | | |
| Process | CMOS | | | | | | | |
| Operating voltage* | | | 2.7 V to 5.5 V | | | | | |

^{*:} Varies with conditions such as the operating frequency. (See section "■ Electrical Characteristics.")

• MB90675 series

| Part number Item | MB90676 MB90677 MB90678 | | | MB90T678 | MB90P678 | MB90V670 | |
|-------------------------|--|---|---|---|------------------------------------|--------------------|--|
| Classification | Ma | ask ROM produ | cts | External ROM product | One-time PROM product | Evaluation product | |
| ROM size | 32 Kbytes | 48 Kbytes | 64 Kbytes | None | 64 Kbytes | _ | |
| RAM size | 1.64 Kbytes | 2 Kbytes | | 3 Kbytes | | 4 Kbytes | |
| CPU functions | Instruction Instru | Data bit length: execution time: | | 6 bits chine clock of 1 | | n value) | |
| Ports | | ral-purpose I/O | ports (CMOS o ports (N-ch ope | | : 10 | | |
| UART0 | Transmission connection. | Clock synchronized transmission (500 Kbps to 2 Mbps) Clock asynchronized transmission (4800 Kbps to 500 Kbps) Transmission can be performed by bi-directional serial transmission or by master/slave connection. | | | | | |
| UART1 (SCI) | Transmission c | Clock synchronized transmission (500 Kbps to 2 Mbps) Clock asynchronized transmission (2400 Kbps to 62500 bps) Transmission can be performed by bi-directional serial transmission or by master/slave connection. | | | | | |
| 8/10-bit A/D converter | Cont | ne-shot convers | ecision: 10-bit o Number o sion mode (conv ion mode (conv onverts selecte | of inputs: 8 verts selected c verts selected ch | hannel only ond nannel continuo | ce) ously) | |
| 8/16-bit PPG timer | Number of channels: 2 PPG operation of 8-bit or 16-bit Pulse of given intervals and given duty ratios can be output Pulse interval 125 ns to 16.78 s (at oscillation of 4 MHz, machine clock of 16 MHz) | | | | | | |
| 16-bit reload timer | Number of channels: 2 16-bit reload timer operation Interval: 125 ns to 131 ms (at machine clock of 16 MHz) External event count can be performed. | | | | | | |
| 24-bit free run timer | Ov | erflow interrupts | Number of s or intermediat | channel :1 e bit interrupts ı | may be generat | ed. | |
| Output compare (OCU) | | Pin input f | Number of actor: a match | channels: 8 signal of compa | re register | | |

(Continued)

(Continued)

| Part number | MB90676 | MB90677 | MB90678 | MB90T678 | MB90P678 | MB90V670 | | | |
|---------------------------------------|--|-------------------|--------------------|---|---------------------------------------|-------------|--|--|--|
| Item | WIB50070 | MB30011 | WB30070 | MB301070 | MB301 070 | III DO VOTO | | | |
| Input capture (ICU) | Number of channels: 4 Rewriting a register value upon a pin input (rising, falling, or both edges) | | | | | | | | |
| DTP/external inter- rupt circuit | | | | an "H" level in | put, or an "L" lev ice (El²OS) can | | | | |
| Wake-up interrupt | d interrupt An interrupt generation module for switching tasks used in realtime operating systems | | | | | | | | |
| Delayed interrupt generation module | | | | | | | | | |
| I ² C interface | | Seria | I I/O port for sup | porting Inter IC | BUS | | | | |
| Timebase timer | | Interrupt interva | al: 1.024 ms, 4.0 | counter 96 ms, 16.384 n of 4 MHz) | ms, 131.072 ms | 3 | | | |
| Watchdog timer | Re | • | interval: 3.58 ms | | .23 ms, 458.75 alue) | ms | | | |
| Low-power consumption (stand-by) mode | Sleep/stop/CPU intermittent operation/timebase timer/hardware stand-by | | | | | | | | |
| Process | | | CM | OS | | | | | |
| Power supply voltage for operation* | | | 2.7 V to | o 5.5 V | | | | | |

^{*:} Varies with conditions such as the operating frequency. (See section "■ ELECTRICAL CHARACTERISTICS.")
Assurance for the MB90V670 is given only for operation with a tool at a power voltage of 2.7 V to 5.5 V, an operating temperature of 0°C to 70°C, and an operating frequency of 1.5 MHz to 16 MHz.

■ PACKAGE AND CORRESPONDING PRODUCTS

| Package | MB90671 MB90672 MB90673 MB90T673 | MB90P673 | MB90676 MB90677 MB90678 MB90T678 | MB90P678 | MB90V670 |
|--------------|---|----------|---|----------|----------|
| FPT-80P-M05 | 0 | 0 | × | × | × |
| FPT-80P-M06 | 0 | 0 | × | × | × |
| FPT-100P-M05 | × | × | 0 | 0 | × |
| FPT-100P-M06 | × | × | 0 | 0 | × |

○ : Available ×: Not available

Note: For more information about each package, see section "■ PACKAGE DIMENSIONS."

■ DIFFERENCES AMONG PRODUCTS

1. Memory Size

In evaluation with an evaluation product, note the difference between the evaluation chip and the chip actually used. The following items must be taken into consideration.


- The MB90V670 does not have an internal ROM, however, operations equivalent to chips with an internal ROM
 can be evaluated by using a dedicated development tool, enabling selection of ROM size by settings of the
 development tool.
- In the MB90V670, images from FF4400H to FFFFFFH are mapped to bank 00, and FE0000H to FF3FFFH to mapped to bank FEH and FFH only. (This setting can be changed by configuring the development tool.)
- www.DataSheet4U.• In the MB90678/MB90P678, images from FF4000н to FFFFFFн are mapped to bank 00, and FF0000н to FF3FFFн to bank FF only.

2. Mask Options


Functions selected by optional settings and methods for setting the options are dependent on the product types. Refer to "
Mask Options" for detailed information.

Note that mask option is fixed in MB90V670 series.


■ PIN ASSIGNMENTS




(Continued)



(Continued)



(Continued)



■ PIN DESCRIPTION

| | Pin no. | | | | | |
|--------------------|--------------|----------------|---------------|-----------------------------------|--|--|
| LQFP -80*1 | QFP -80*2 | LQFP -100*3 | QFP -100*4 | Pin name | Circuit type | Function |
| 62 | 64 | 80 | 82 | X0 | А | Crystal oscillator pins |
| 63 | 65 | 81 | 83 | X1 | (Oscillation) | Crystal Oscillator piris |
| 39 to 41 | 41 to 43 | 47 to 49 | 49 to 51 | MD0 to MD2 | F (CMOS) | Input pins for selecting operation modes Connect directly to Vcc or Vss. |
| e(4U.(60) | 62 | 75 | 77 | RST | H (CMOS/H) | External reset request input |
| 42 | 44 | 50 | 52 | HST | G (CMOS/H) | Hardware standby input pin |
| | | | | P00 to P07 | General-purpose I/O port This function is valid in the single-chip mode. | |
| 65 to 72 | 67 to 74 | 83 to 90 | 85 to 92 | AD00 to AD07 | B (CMOS) | I/O pins for the lower 8-bit of the external address data bus This function is valid in the mode where the external bus is valid. |
| | | 00 04 4- 00 | | P10 to P15, P16, P17 | 6, P17 08 to 13, 14, 15 B (CMOS) 0 to WI5, 6, WI7 | General-purpose I/O port This function is valid in the single-chip mode. |
| 73 to 78, | 75 to 80, | | | AD08 to AD13, AD14, AD15 | | I/O pins for the upper 8-bit of the external address data bus This function is valid in the mode where the external bus is valid. |
| 79, 80 | 1, 2 | 97, 98 | 99, 100 | WI0 to WI5, WI6, WI7 | | I/O pins for wake-up interrupts This function is valid in the single-chip mode. Because the input of the DTP/external interrupt circuit is used as required when the DTP/external interrupt circuit is enabled, and it is necessary to stop outputs by other functions unless such outputs are made intentionally. |
| | | | | P20, P21, P22, P23 | D | General-purpose I/O port This function becomes valid in the single-chip mode or the external address output control register is set to select a port. |
| 1, 2, 3, 4 | 3, 4, 5, 6 | 1, 2 | 1, 2, 3, 4 | A16, A17, A18, 19 | B (CMOS) | Output pins for the external address bus of A16 to A19 This function is valid in the mode where the external bus is valid and the upper address control register is set to select an address. |

(Continued)

*1: FPT-80P-M05

*2: FPT-80P-M06

*3: FPT-100P-M05

*4: FPT-100P-M06

| Ī | | Pin | no. | | | | | | | | |
|----|---------------|--------------|----------------|---------------|--|--------------|--|--|------------|---------------------|--|
| | LQFP -80*1 | QFP -80*2 | LQFP -100*3 | QFP -100*4 | Pin name | Circuit type | Function | | | | |
| | | | | | P24, P25 | | General-purpose I/O port This function is always valid. | | | | |
| | 5, 6 | 7, 8 | 3, 4 | 3, 4 | 3, 4 | 3, 4 | 3, 4 | 5, 6 | TINO, TIN1 | TINO, TIN1 (CMOS/H) | Event input pins of 16-bit reload timer 0 and 1 Because this input is used as required when the 16-bit reload timer is performing input operations, and it is necessary to stop outputs by other functions unless such outputs are made intentionally. |
| ee | 7, 8 | 9, 10 | 5, 6 | 7, 8 | P26, P27 | E | General-purpose I/O port This function is valid when outputs from 16-bit reload timer 0 and 1 are disabled. | | | | |
| | 7,0 | 9, 10 | 5, 6 | 7, 0 | TOT0, TOT1 | (CMOS/H) | Output pins for 16-bit reload timer 0 and 1 This function is valid when output from 16-bit re- load timer 0 and 1 are enabled. | | | | |
| | | | | | P30 ALE | В | General-purpose I/O port This function is valid in the single-chip mode. | | | | |
| | 10 | 12 | 7 | 9 | | ALE | ALE | ALE | | (CMOS) | Address latch enable output pin This function is valid in the mode where the exter- nal bus is valid. |
| | | P3 | P31 | В | General-purpose I/O port This function is valid in the single-chip mode. | | | | | | |
| | 11 | 13 | 8 | 10 | RD | (CMOS) | Read strobe output pin for the data bus This function is valid in the mode where the exter- nal bus is valid. | | | | |
| | | | | | P32 | | General-purpose I/O port <u>This function</u> is valid in the single-chip mode or WRL/WR pin output is disabled. | | | | |
| | 40 | 4.4 | 40 | 40 | WRL | В | Write strobe output pin for the data bus This function is valid when WRL/WR pin output is | | | | |
| | 12 | 14 | 10 | 12 | WR | (CMOS) | VR (CMOS) | enabled in the mode where external bus is valid. WRL is used for holding the lower 8-bit for write strobe in 16-bit access operations, while WR is used for holding 8-bit data for write strobe in 8-bit access operations. | | | |
| | | | | | P33 | В | General-purpose I/O port This function is valid in the single-chip mode, in the external bus 8-bit mode, or WRH pin output is dis- abled. | | | | |
| | 13 | 15 | 11 | 13 | WRH | (CMOS) | Write strobe output pin for the upper 8-bit of the data bus This function is valid when the external bus 16-bit mode is selected in the mode where the external bus is valid, and WRH output pin is enabled. | | | | |

(Continued)

*1: FPT-80P-M05

*2: FPT-80P-M06

*3: FPT-100P-M05

*4: FPT-100P-M06

| | Pin no. | | | | | | | | |
|------|---------------|--------------|----------------|---------------|----------|---------------|---|---|--|
| | LQFP -80*1 | QFP -80*2 | LQFP -100*3 | QFP -100*4 | Pin name | Circuit type | Function | | |
| | | | | | P34 | | General-purpose I/O port This function is valid when both the single-chip mode and the hold function are disabled. | | |
| eet- | 14 | 16 | 12 | 14 | HRQ | (CMOS) | Hold request input pin This function is valid in the mode where the external bus is valid or when the hold function is enabled. | | |
| | | | | | P35 | P35 B (CMOS) | General-purpose I/O port This function is valid when both the single-chip mode and the hold function are disabled. | | |
| | 15 | 17 | 13 | 15 | HAK | | Hold acknowledge output pin This function is valid in the mode where the external bus is valid or when the hold function is enabled. | | |
| | | | | | P36 | P36 | | В | General-purpose I/O port This function is valid when both the single-chip mode and the external ready function are disabled. |
| | 16 | 18 | 14 | 16 | | (CMOS) | Ready input pin This function is valid when the external ready func- tion is enabled in the mode where the external bus is valid. | | |
| | 17 | 19 | 15 | 17 | P37 | В | General-purpose I/O port This function is valid in the single-chip mode or when the CLK output is disabled. | | |
| | 17 | 19 | 15 | 17 | CLK | (CMOS) | CLK output pin This function is valid when CLK output is disabled in the mode where the external bus is valid. | | |
| | | | | | P40 | | General-purpose I/O port This function is always valid. | | |
| | 18 | 20 | 16 | 18 | SIN0 | E (CMOS/H) | Serial data input pin of UART0 Because this input is used as required when UART0 is performing input operations, and it is necessary to stop outputs by other functions un- less such outputs are made intentionally. | | |
| | 19 | 21 | 17 | 19 | P41 | E | General-purpose I/O port This function is valid when serial data output from UART0 is disabled. | | |
| | 13 | ۷۱ | 17 | 13 | SOT0 | (CMOS/H) | Serial data output pin of UART0 This function is valid when serial data output from UART0 is enabled. (Continued) | | |

(Continued)

^{*1:} FPT-80P-M05

^{*2:} FPT-80P-M06

^{*3:} FPT-100P-M05

^{*4:} FPT-100P-M06

| | Pin no. | | | | | |
|------------------------|--------------|----------------|---------------|----------|---------------|---|
| LQFP -80*1 | QFP -80*2 | LQFP -100*3 | QFP -100*4 | Pin name | Circuit type | Function |
| | | | | P42 | | General-purpose I/O port This function is valid when clock output from UART0 is disabled. |
| 20 eet4U.com | 22 | 18 | 20 | SCK0 | E (CMOS/H) | Clock I/O pin of UART0 This function is valid when clock output from UART0 is enabled. Because this input is used as required when UART0 is performing input operations, and it is necessary to stop outputs by other functions unless such outputs are made intentionally. |
| | | | | P43 | | General-purpose I/O port This function is always valid. |
| 21 | 23 | 19 | 21 | SIN1 | E (CMOS/H) | Serial data input pin of UART1 (SCI) Because this input is used as required when UART1 (SCI) is performing input operations, and it is necessary to stop outputs by other functions un- less such outputs are made intentionally. |
| 22 | 24 20 22 | 20 | 22 | P44 | E (CMOS/H) | General-purpose I/O port This function is valid when serial data output from UART1 (SCI) is disabled. |
| 22 | 24 | 20 | 22 | SOT1 | | Serial data output pin of UART1 (SCI) This function is valid when serial data output from UART1 (SCI) is enabled. |
| | | | | P45 | | General-purpose I/O port This function is valid when clock output from UART1 (SCI) is disabled. |
| 23 | 25 | 22 | 24 | SCK1 | E (CMOS/H) | Clock I/O pin of UART1 (SCI) This function is valid when clock output from UART1 (SCI) is enabled. Because this input is used as required when UART1 (SCI) is performing input operations, and it is necessary to stop outputs by other functions un- less such outputs are made intentionally. |
| 24 | 26 | 23 | 25 | P46 | E | General-purpose I/O port This function is valid when waveform output from 8/16-bit PPG timer 0 is disabled. |
| 24 | 20 | 20 | 23 | PPG0 | (CMOS/H) | Output pin of 8/16-bit PPG timer 0 This function is valid when waveform output from 8/16-bit PPG timer 0 is enabled. (Continued) |

(Continued)

*1: FPT-80P-M05

*2: FPT-80P-M06

*3: FPT-100P-M05

*4: FPT-100P-M06

16

| | Pin no. | | | | | |
|-----------------------|--------------|----------------|--------------------|--------------------------------------|---|--|
| LQFP -80*1 | QFP -80*2 | LQFP -100*3 | QFP -100*4 | Pin name | Circuit type | Function |
| | | | | P47 | | General-purpose I/O port This function is always valid. |
| 25 et4U.com | 27 | 24 | 26 | ĀTG | E (CMOS/H) | Trigger input pin of the 8/10-bit A/D converter Because this input is used as required when the 8/10-bit A/D converter is performing input operations, and it is necessary to stop outputs by other functions unless such outputs are made intentionally. |
| 30, 31, 33, 34, | | | 38, 39, 40, 41, | P50, P51, P52, P53, P54 to P57 | 52, P53, 54 to P57 N0, AN1, N2, AN3, | I/O port of an open-drain type The input function is valid when the analog input enable register is set to select a port. |
| | | 41 to 44 | | AN0, AN1, AN2, AN3, AN4 to AN7 | | Analog input pins of the 8/10-bit A/D converter This function is valid when the analog input enable register is set to select AD. |
| | | | | P60 to P63 | | General-purpose I/O port This function is always valid. |
| 43 to 46 | 45 to 48 | 51 to 54 | 53 to 56 | INT0 to INT3 | E (CMOS/H) | Request input pins of the DTP/external interrupt circuit Because this input is used as required when the DTP/external interrupt circuit is performing input operations, and it is necessary to stop outputs from other functions unless such outputs are made intentionally. |
| | | | | P64 to P67 | | General-purpose I/O port This function is always valid. |
| 47 to 50 | 49 to 52 | 55 to 58 | 57 to 60 | ASR0 to ASR3 | E (CMOS/H) | Sample data input pins for ICU0 to ICU3 Because this input is used as required when the input capture (ICU) is performing input operations, and it is necessary to stop outputs from other functions unless such outputs are made intentionally. |
| | | | | P70 to P77 | Е | General-purpose I/O port This function is valid when waveform output from the output compare (OCU) is disabled. |
| 51 to 58 | 53 to 60 | 59 to 66 | 61 to 68 | DOT0 to DOT7 | (CMOS/H) | Waveform output pins of OCU0 and OCU1 This function is valid when waveform output from the output compare (OCU) is enabled and output from the port is selected. |

(Continued)

*1: FPT-80P-M05 *2: FPT-80P-M06

*3: FPT-100P-M05

*4: FPT-100P-M06

(Continued)

| (Continue | | no. | | | | |
|-----------------------|---------------|----------------|---------------|----------------|--|--|
| LQFP -80*1 | QFP -80*2 | LQFP -100*3 | QFP -100*4 | Pin name | Circuit type | Function |
| 59 | 61 | 25 | 27 | P80 | E | General-purpose I/O port This function is valid when waveform output from 8/16-bit PPG timer 1 is disabled. |
| 39 | 01 | 23 | 21 | PPG1 | (CMOS/H) | Output pin of 8/16-bit PPG timer 1 This function is valid when waveform output from 8/16-bit PPG timer 1 is enabled. |
| el4U. co m | _ | 26 to 31 | 28 to 33 | P81 to P86 | E (CMOS/H) | General-purpose I/O port This function is always valid. |
| | | | | P90 <u>!</u> | I/O port of an open-drain type This function is always valid. | |
| _ | _ | 45 | 47 | SDA | D (NMOS/H) | I/O pin of the I ² C interface This function is valid when operation of the I ² C interface is enabled. Hold the port output in the high-impedance status (PDR = 1) when the I ² C interface is in operation. |
| | | | | SCL D (NMOS/H) | | I/O port of an open-drain type This function is always valid. |
| _ | _ | 46 | 48 | | Clock I/O pin of the I ² C interface This function is valid when operation of the I ² C interface is enabled. Hold the port output in the high-impedance status (PDR = 1) when the I ² C interface is in operation. | |
| _ | _ | 67 to 74 | 69 to 76 | PA0 to PA7 | E (CMOS/H) | General-purpose I/O port This function is always valid. |
| _ | _ | 76 to 78 | 78 to 80 | PB0 to PB2 | E (CMOS/H) | General-purpose I/O port This function is always valid. |
| 64 | 66 | 21, 82 | 23, 84 | Vcc | Power supply | Power supply to the digital circuit |
| 9, 32, 61 | 11, 34, 63 | 9, 40, 79 | 11, 42, 81 | Vss | Power supply | Ground level of the digital circuit |
| 26 | 28 | 32 | 34 | AVcc | Power supply | Power supply to the analog circuit Make sure to turn on/turn off this power supply with a voltage exceeding AVcc applied to Vcc. |
| 27 | 29 | 33 | 35 | AVRH | Power supply | Reference voltage input to the analog circuit Make sure to turn on/turn off this power supply with a voltage exceeding AVRH applied to AVcc. |
| 28 | 30 | 34 | 36 | AVRL | Power supply | Reference voltage input to the analog circuit |
| 29 | 31 | 35 | 37 | AVss | Power supply | Ground level of the analog circuit |

*1: FPT-80P-M05

*2: FPT-80P-M06

*3: FPT-100P-M05

*4: FPT-100P-M06

■ I/O CIRCUIT TYPE

| Туре | Circuit | Remarks |
|----------------------|---|---|
| A e 4U.com | X1 P-ch N-ch X0 Standby control signal | External clock frequency 3 MHz to 32 MHz Oscillation feedback resistor approx. 1MΩ |
| В | P-ch Digital output N-ch Digital output Digital input Standby control signal | CMOS level input/output (with standby control) Pull-up option selectable (with standby control) No pull-up resistor in the MB90V670 |
| С | Digital output A/D input Digital input A/D disable | N-ch open-drain output CMOS level hystheresis input (with A/D control) |
| D | P-ch Digital output Digital input Standby control signal | NMOS open-drain output CMOS level hysteresis input (with standby control) |

(Continued)

(Continued)

| | (Continued) Type | Circuit | Remarks |
|---------------|--------------------|---|---|
| www.DataSheei | E 4U.com | P-ch Digital output N-ch Digital output Digital input Standby control signal | CMOS level output CMOS level hysteresis input (with standby control) Pull-up option selectable (with standby control) No pull-up resistor in the MB90V670 |
| | F | P-ch N-ch Digital input | CMOS level input/output (without standby control) Pull-up/pull-down option selectable (without stand-by control) In mask ROM versions, MD2 pin is fixed to pull-down resistor, and optionally se- lectable the resistor in other pins. The MB90V670 has no pull-up/pull- down resistors. |
| | G | P-ch N-ch Digital input | CMOS level hysteresis input (without standby control) |
| | Н | R P-ch Digital input | CMOS level hysteresis input (without standby control) Pull-up option selectable (without standby control) No pull-up resistor in the MB90V670 |

■ HANDLING DEVICES

1. Make Sure that the Voltage not Exceed the Maximum Rating (to Avoid a Latch-up).

In CMOS ICs, a latch-up phenomenon is caused when an voltage exceeding Vcc or an voltage below Vss is applied to input or output pins or a voltage exceeding the rating is applied across Vcc and Vss.

When a latch-up is caused, the power supply current may be dramatically increased causing resultant thermal break-down of devices. To avoid the latch-up, make sure that the voltage not exceed the maximum rating.


In turning on/turning off the analog power supply, make sure the analog power voltage (AVcc, AVRH) and analog input voltages not exceed the digital voltage (Vcc).

2. Connection of Unused Pins

Leaving unused pins open may result in abnormal operations. Clamp the pin level by connecting it to a pull-up or a pull-down resistor.

3. Notes on Using External Clock

In using the external clock, drive X0 pin only and leave X1 pin unconnected.



4. Power Supply Pins

In products with multiple V_{CC} or V_{SS} pins, the pins of a same potential are internally connected in the device to avoid abnormal operations including latch-up. However, connect the pins external power and ground lines to lower the electro-magnetic emission level and abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating.

Make sure to connect Vcc and Vss pins via lowest impedance to power lines.

It is recommended to provide a bypass capacitor of around 0.1 μF between Vcc and Vss pin near the device.

5. Crystal Oscillator Circuit

Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuit not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0 and X1 pins with an grand area for stabilizing the operation.

6. Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AVcc, AVRH, AVRL) and analog inputs (AN0 to AN7) after turning-on the digital power supply (Vcc).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage not exceed AVRH or AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

7. Connection of Unused Pins of A/D Converter

Connect unused pins of A/D converter to AVcc = Vcc, AVss = AVRH = Vss.

8. "MOV @AL, AH", "MOVW @AL, AH" Instructions

When the above instruction is performed to I/O space, an unnecessary writing operation (#FF, #FFFF) may be performed in the internal bus.

Use the compiler function for inserting an NOP instruction before the above instructions to avoid the writing operation.

Accessing RAM space with the above instruction does not cause any problem.

9. Initialization

In the device, there are internal registers which is initialized only by a power-on reset. To initialize these registers, turning on the power again.

10. Caution on operations during PLL clock mode


If the PLL clock mode is selected, the microcontroller attempt to be working with the self-oscillating circuit even when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.

■ PROGRAMMING TO THE ONE-TIME PROM ON THE MB90P673/P678

The MB90P673 and MB90P678 has a PROM mode for emulation operation of the MBM27C1000/1000A, to which writing codes by a general-purpose ROM writer can be done via a dedicated adapter. Please note that the device is not compatible with the electronic signature (device ID code) mode.

1. Writing Sequence

The memory map for the PROM mode is shown as follows. Write option data to the option setting area according by referring to "7. PROM Option Bit Map".



| Туре | Address*1 | Address*2 | Number of bytes |
|----------|-----------|---------------------|-----------------|
| MB90P673 | 14000н | FF4000 _H | 48 Kbytes |
| MB90P678 | 10000н | FF0000 _H | 64 Kbytes |

Note: The ROM image size for bank 00 is 48 Kbytes (ROM image for between FF4000H to FFFFFFH).

Write data to the one-time PROM microcontrollers according to the following sequence.

- (1) Set the PROM programer to select the MBM27C1000/1000A.
- (2) Load the program data to the ROM programer address *1 to 1FFFFH. To select a PROM option, load the option data from 00000H to 0002CH referring to "7. PROM Option Bit Map".
- (3) Set the chip to the adapter socket and load the socket to the ROM programer. Make sure that the device and adapter socket are properly oriented.
- (4) Program from 00000H to 1FFFFH.

Notes:


- In mask-ROM products, there is no PROM mode and it is impossible to read data by a ROM programer.
- Contact sales personnel when purchasing a ROM programer.

2. Program Mode

In the MB90P673/P678, all the bits are set to "1" upon shipping from FUJITSU or erasing operation. To write data, set desired bit selectively to "0". However it is impossible to write electronically to the bits.

3. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked One-time PROM microcomputer program.



4. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked One-time PROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

5. EPROM Programmer Socket Adapter and Recommended Programmer Manufacturer

| | Part no. | | MB90P673PF | MB90P673PFV | MB90P678PF | MB90P678PFV |
|-------------------------|---|---------|-----------------------|------------------------|------------------------|-------------------------|
| | Package | QFP-80 | LQFP-80 | QFP-100 | LQFP-100 | |
| | Compatible socket adapter Sun Hayato Co., Ltd. | | ROM-80QF- 32DP-16L | ROM-80SQF- 32DP-16L | ROM-100QF- 32DP-16L | ROM-100SQF- 32DP-16L |
| cturer | | 1890A | _ | _ | _ | Recommended |
| manufacturer | | 1891 | _ | _ | _ | Recommended |
| nmer | | 1930 | _ | _ | _ | Recommended |
| _ a | | UNISITE | _ | _ | | Recommended |
| Recommended pand pander | Data I/O Co., Ltd. | 3900 | _ | _ | _ | Recommended |
| Recomi and pro | | 2900 | _ | _ | _ | Recommended |

Inquiry: San Hayato Co., Ltd.: TEL: (81)-3-3986-0403

FAX: (81)-3-5396-9106

Minato Electronics Inc.: TEL: USA (1)-916-348-6066

JAPAN (81)-45-591-5611

Data I/O Co., Ltd.: TEL: USA/ASIA (1)-206-881-6444

EUROPE (49)-8-985-8580

6. Pin Assignment for EPROM Mode

• MBM27C1000/1000A pin compatible

| | MBM27C1 | 1000/1000A | MB90P673/MB90P678 | | |
|--------------|---------|-----------------|--|----------|--|
| | Pin no. | Pin name | Pin no. | Pin name | |
| | 1 | V _{PP} | | MD2 | |
| | 2 | OE | | P32 | |
| | 3 | A15 | | P17 | |
| | 4 | A12 | | P14 | |
| www.DataShee | 4U.com5 | A07 | | P27 | |
| | 6 | A06 | | P26 | |
| | 7 | A05 | ents. | P25 | |
| | 8 | A04 | ише | P24 | |
| | 9 | A03 | Refer to pin assignments. | P23 | |
| | 10 | A02 | i i i i | P22 | |
| | 11 | A01 | to p | P21 | |
| | 12 | A00 | efer | P20 | |
| | 13 | D00 | \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\ | P00 | |
| | 14 | D01 | | P01 | |
| | 15 | D02 | | P02 | |
| | 16 | GND | | Vss | |

| MBM27C | 1000/1000A | MB90P673 | B/MB90P678 |
|---------|------------|---------------------------|------------|
| Pin no. | Pin name | Pin no. | Pin name |
| 32 | Vcc | | Vcc |
| 31 | PGM | | P33 |
| 30 | N.C. | | _ |
| 29 | A14 | | P16 |
| 28 | A13 | | P15 |
| 27 | A08 | | P10 |
| 26 | A09 | Refer to pin assignments. | P11 |
| 25 | A11 | ише | P13 |
| 24 | A16 | ssig | P30 |
| 23 | A10 | i ⊒i | P12 |
| 22 | CE | to p | P31 |
| 21 | D07 | efer | P07 |
| 20 | D06 | Ä | P06 |
| 19 | D05 | | P05 |
| 18 | D04 | | P04 |
| 17 | D03 | | P03 |

- Pin assignments for products not compatible with MBM27C1000/1000A
- Power supply, GND connected pin

| Pin no. | Pin name | processing |
|--------------------------|---|---|
| | MD0 MD1 X0 | Connect a pull-up resistor of 4.7 k Ω . |
| ents | X1 | OPEN |
| Refer to pin assignments | AVcc AVRH P37 P40 to P47 P50 to P57 P60 to P67 P70 to P77 P80 to P86 P90 P91 PA0 to PA7 PB0 to PB2 | Connect a pull-up resistor having a resistance of approximately 1 MΩ to each pin. |

| Туре | Pin no. | Pin name |
|--------------|---------------------------|---|
| Power supply | Refer to pin assignments. | HST Vcc |
| GND | Refer to pin assignments. | P34 P35 P36 RST AVRL AVss Vss |

Note: Only MB90675 series has P81 to P86, P90, P91, PA0 to PA7, PB0 to PB2 pins.


7. PROM Option Bit Map

| Address | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
|--------------------------|-----------------------------------|-----------------------------------|-----------------------------------|-----------------------------------|-------------------------------------|-----------------------------------|-------------------------------------|-----------------------------------|
| 00000н | Vacancy | RST Pull-up 1: No 0: Yes | Vacancy | MD1 Pull-up 1: No 0: Yes | MD1 Pull-down 1: No 0: Yes | MD0 Pull-up 1: No 0: Yes | MD0 Pull-down 1: No 0: Yes | Vacancy |
| 00004н | P07 | P06 | P05 | P04 | P03 | P02 | P01 | P00 |
| | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up |
| | 1: No | 1: No | 1: No | 1: No |
| | 0: Yes | 0: Yes | 0: Yes | 0: Yes |
| 4U.com 00008 н | P17 Pull-up 1: No 0: Yes | P16 Pull-up 1: No 0: Yes | P15 Pull-up 1: No 0: Yes | P14 Pull-up 1: No 0: Yes | P13 Pull-up 1: No 0: Yes | P12 Pull-up 1: No 0: Yes | P11 Pull-up 1: No 0: Yes | P10 Pull-up 1: No 0: Yes |
| 0000Сн | P27 | P26 | P25 | P24 | P23 | P22 | P21 | P20 |
| | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up |
| | 1: No | 1: No | 1: No | 1: No |
| | 0: Yes | 0: Yes | 0: Yes | 0: Yes |
| 00010н | P37 | P36 | P35 | P34 | P33 | P32 | P31 | P30 |
| | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up |
| | 1: No | 1: No | 1: No | 1: No |
| | 0: Yes | 0: Yes | 0: Yes | 0: Yes |
| 00014н | P47 | P46 | P45 | P44 | P43 | P42 | P41 | P40 |
| | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up |
| | 1: No | 1: No | 1: No | 1: No |
| | 0: Yes | 0: Yes | 0: Yes | 0: Yes |
| 0001Сн | P67 | P66 | P65 | P64 | P63 | P62 | P61 | P60 |
| | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up |
| | 1: No | 1: No | 1: No | 1: No |
| | 0: Yes | 0: Yes | 0: Yes | 0: Yes |
| 00020н | P77 | P76 | P75 | P74 | P73 | P72 | P71 | P70 |
| | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up |
| | 1: No | 1: No | 1: No | 1: No |
| | 0: Yes | 0: Yes | 0: Yes | 0: Yes |
| 00024н | Vacancy | P86 Pull-up 1: No 0: Yes | P85 Pull-up 1: No 0: Yes | P84 Pull-up 1: No 0: Yes | P83 Pull-up 1: No 0: Yes | P82 Pull-up 1: No 0: Yes | P81 Pull-up 1: No 0: Yes | P80 Pull-up 1: No 0: Yes |
| 00028н | PA5 Pull-up 1: No 0: Yes | PA4 Pull-up 1: No 0: Yes | PA3 Pull-up 1: No 0: Yes | PA2 Pull-up 1: No 0: Yes | PA1 Pull-up 1: No 0: Yes | PA0 Pull-up 1: No 0: Yes | Vacancy | Vacancy |
| 0002Сн | Vacancy | Vacancy | Vacancy | PB2 Pull-up 1: No 0: Yes | PB1 Pull-up 1: No 0: Yes | PB0 Pull-up 1: No 0: Yes | PA7 Pull-up 1: No 0: Yes | PA6 Pull-up 1: No 0: Yes |


Notes:

- Data "1" must be programed to the reserved bits and address other than listed above.
- Only MB90P678 has pull-up options for P81 to P86, PA0 to PA7, and PB0 to PB2 pins.
- Data "1" must be programed for the MB90P673.

■ BLOCK DIAGRAM



■ MEMORY MAP



Notes:


• The ROM data of bank FF is reflected in the upper address of bank 00, realizing effective use of the C compiler small model. The lower 16-bit of bank FF and the lower 16-bit of bank 00 is assigned to the same address, enabling reference of the table on the ROM without stating "far".

*2: Addresses #1, #2 and #3 are unique to the product type.


- However, the ROM area of the MB90678/P678 exceeds 48 Kbytes, and for this reason, the image from FF4000_H to FFFFFF_H is reflected on bank 00 and image from FF0000_H to FF3FFF_H bank FF only.
- In the MB90670/675 series, the upper 4-bit of the address are not output to the external bus. For this reason, the maximum area accessible is 1 Mbyte. The same address is accessed through different banks in different images.
 - For example, accessing "A00000H" and "B00000H" accesses the same address on the external bus.
- To prevent the memory or I/O from being accessed through images, and the data from being destroyed, it is
 recommended to limit number of banks to a maximum of 16 so that the banks are mapped without interfering
 each other. Caution must be also taken when masking the upper address with the external address output
 control register (HACR).

■ F²MC-16L CPU PROGRAMMING MODEL


(1) Dedicated Registers



(2) General-purpose Registers



(3) Processor Status (PS)



■ I/O MAP

| Address | Abbreviated register name | Register name | Read/ write | Resource name | Initial value |
|--------------------------|---------------------------|-----------------------------------|-------------------|-------------------------|------------------|
| 000000н | PDR0 | Port 0 data register | R/W | Port 0 | XXXXXXXX |
| 000001н | PDR1 | Port 1 data register | R/W | Port 1 | XXXXXXXXB |
| 000002н | PDR2 | Port 2 data register | R/W | Port 2 | XXXXXXXXB |
| 000003н | PDR3 | Port 3 data register | R/W | Port 3 | XXXXXXXXB |
| 000004н | PDR4 | Port 4 data register | R/W | Port 4 | XXXXXXXXB |
| 000005н | PDR5 | Port 5 data register | R/W | Port 5 | 1 1 1 11 1 1 1в |
| 000006н | PDR6 | Port 6 data register | R/W | Port 6 | XXXXXXXXB |
| 000007н | PDR7 | Port 7 data register | R | Port 7 | XXXXXXXXB |
| 000008н | PDR8 | Port 8 data register | R/W | Port 8*5 | -XXXXXXXB |
| 000009н | PDR9 | Port 9 data register | R/W | Port 9*5 | 11 в |
| 00000Ан | PDRA | Port A data register | R/W | Port A*5 | XXXXXXXX |
| 00000Вн | PDRB | Port B data register | R/W | Port B*5 | XXX _B |
| 00000Сн to 00000Ен | | (Vacano | cy)* ³ | | |
| 00000Fн | EIFR | Wake-up interrupt flag register | R/W | Wake-up interrupt | Ов |
| 000010н | DDR0 | Port 0 data direction register | R/W | Port 0 | 0000000В |
| 000011н | DDR1 | Port 1 data direction register | R/W | Port 1 | 0000000В |
| 000012н | DDR2 | Port 2 data direction register | R/W | Port 2 | 0000000В |
| 000013н | DDR3 | Port 3 data direction register | R/W | Port 3 | 0000000В |
| 000014н | DDR4 | Port 4 data direction register | R/W | Port 4 | 0000000В |
| 000015н | ADER | Analog input enable register | R/W | Port 5, analog input | 11111111в |
| 000016н | DDR6 | Port 6 data direction register | R/W | Port 6 | 0000000В |
| 000017н | DDR7 | Port 7 data direction register | R/W | Port 7 | 0000000В |
| 000018н | DDR8 | Port 8 data direction register | R/W | Port 8*5 | -0000000в |
| 000019н | | (Vacano | cy)*3 | | |
| 00001Ан | DDRA | Port A data direction register | R/W | Port A*5 | 0000000в |
| 00001Вн | DDRB | Port B data direction register | R/W | Port B*5 | 000в |
| 00001Сн to 00001Ен | | (Vacano | cy)* ³ | | |
| 00001Fн | EICR | Wake-up interrupt enable register | W | Wake-up interrupt | 0000000в |

(Continued)

| Address | Abbreviated register name | Register name | Read/ write | Resource name | Initial value |
|--------------------|---------------------------|---|------------------|---------------------------|---------------|
| 000020н | UMC0 | Mode control register 0 | R/W! | | 00000100в |
| 000021н | USR0 | Status register 0 | R/W! | | 00010000в |
| 000022н | UIDR0/ UODR0 | Input data register 0/ output data register 0 | R/W | UART0 | XXXXXXXX |
| 000023н | URD0 | Rate and data register 0 | R/W | | 0000000в |
| 000024н | SMR1 | Mode register 1 | R/W | | 0000000в |
| 000025н | SCR1 | Control register 1 | R/W! | LIADTA | 00000100в |
| 000026н | SIDR1/ SODR1 | Input data register 1/ output data register 1 | R/W | UART1 (SCI) | XXXXXXXX |
| 000027н | SSR1 | Status register 1 | R/W! | | 0000100в |
| 000028н | ENIR | DTP/interrupt enable register | R/W | | 0000B |
| 000029н | EIRR | DTP/interrupt factor register | R/W | DTP/external in- | 0000B |
| 00002Ан | ELVR | Request level setting register | R/W | terrupt circuit | 0000000в |
| 00002Вн 00002Сн | | (Vacan | cy)*3 | | |
| | 1000 | A/D convertor control status reg- | 544 | | 0000000в |
| 00002Dн | ADCS | ister | R/W! | 8/10-bit A/D converter | 0000000В |
| 00002Ен | 1505 | | D 0.4.0±4 | | XXXXXXXX |
| 00002Fн | ADCR | A/D convertor data register | R/W!*4 | | 000000XXв |
| 000030н | PPGC0 | PPG0 operating mode control register | R/W! | 8/16-bit PPG timer 0 | 0-00001в |
| 000031н | PPGC1 | PPG1 operating mode control register | R/W! | 8/16-bit PPG timer 1 | 0000000В |
| 000032н | | (Vacan | ov/*3 | | |
| 000033н | | (vacaii | cy) ^s | | |
| 000034н | PRLL0 | PPG0 reload register | R/W | 8/16-bit PPG | XXXXXXXX |
| 000035н | PRLH0 | FFG0 feload fegister | R/W | timer 0 | XXXXXXXX |
| 000036н | PRLL1 | DDC4 relead register | R/W | 8/16-bit PPG | XXXXXXXX |
| 000037н | PRLH1 | PPG1 reload register | R/W | timer 1 | XXXXXXXX |
| 000038н | TMOODO | Time and the latest and the constitution of | D /// | | 0000000В |
| 000039н | TMCSR0 | Timer control status register 0 | R/W! | 16-bit reload | 0000E |
| 00003Ан | TMR0/ | 16-bit timer register 0/ | D // // | timer 0 | XXXXXXXX |
| | TMRLR0 | 16-bit reload register 0 | R/W | | XXXXXXXX |
| 000000 | TM00004 | T | D /// | | 0000000в |
| 00003Сн | TMCSR1 | Timer control status register 1 | R/W! | 16-bit reload | 0000E |
| 00003Cн 00003Dн | | | | 16-bit reload | 0000E |
| | TMR1/ | 16-bit timer register 1/ | R/W | timer 1 | XXXXXXXX |

(Continued)

| Address | Abbreviated register name | Register name | Read/ write | Resource name | Initial value |
|--------------------------|---------------------------|---|-------------------|------------------------------|---------------------|
| 000040н | IBSR | I ² C bus status register | R | | 0000000В |
| 000041н | IBCR | I ² C bus control register | R/W | | 0000000В |
| 000042н | ICCR | I ² C bus clock control register | R/W | I ² C interface*6 | 0XXXXXв |
| 000043н | IADR | I ² C bus address register | R/W | | –XXXXXXXB |
| 000044н | IDAR | I ² C bus data register | R/W | | XXXXXXXX |
| 000045н to 00004Fн | | (Vacano | cy)* ³ | | |
| 000050н | TCCR | R Free-run timer control register R/W! 24-b | | 24-bit free-run | 11000000в |
| 000051н | TCCR | Free-run timer control register | K/VV! | timer | – – 111111 в |
| 000052н | ICC | ICU control register | R/W | Input capture | 0000000В |
| 000053н | 100 | 100 control register | IX/VV | (ICU) | 0000000В |
| 000054н | TCRL | Free-run timer lower data register | R | | 0000000В |
| 000055н | TORL | riee-ruii timei lowei data registei | K | 24-bit free-run | 0000000В |
| 000056н | TCRH | Free-run timer upper data register | R | timer | 0000000В |
| 000057н | ICKII | riee-ruii tiinei uppei data registei | K | | 0000000В |
| 000058н | CCR00 | OCU control register 00 | R/W | Output compare (OCU) | 11110000в |
| 000059н | COROO | CCO control register oo | 17/77 | | 0000в |
| 00005Ан | CCR01 | OCU control register 01 | R/W | (unit 0) | 0000в |
| 00005Вн | COROT | CCO control register or | 17/77 | | 0000000В |
| 00005Сн | CCR10 | OCU control register 10 | R/W | | 11110000в |
| 00005Дн | 001(10 | COO CONTROL TOGISTED TO | 10,00 | Output compare (OCU) | 0000в |
| 00005Ен | CCR11 | OCU control register 11 | R/W | (unit 1) | 0000в |
| 00005Fн | 001(11 | CCC definition register 11 | 10,00 | | 0000000В |
| 000060н | ICDR0L | ICU lower data register 0 | R | | XXXXXXXXB |
| 000061н | IODROL | 100 lower data register o | 1 | | XXXXXXXXB |
| 000062н | ICDR0H | ICU upper data register 0 | R | | XXXXXXXXB |
| 000063н | 1001011 | 100 apper data register o | | | 0000000В |
| 000064н | ICDR1L | ICU lower data register 1 | R | Input capture | XXXXXXXXB |
| 000065н | IODITIE | 100 IOWOI GALA TOGISTET T | 11 | (ICU) | XXXXXXXXB |
| 000066н | ICDR1H | ICU upper data register 1 | R | | XXXXXXXX |
| 000067н | | TOO apport data register 1 | | | 0000000в |
| 000068н | ICDR2L | ICU lower data register 2 | R | | XXXXXXXXB |
| 000069н | IODINZL | 100 lower data register 2 | | | XXXXXXXX |

(Continued)

www.DataSheet46.gom

| Address | Abbreviated register name | Register name | Read/ write | Resource name | Initial value |
|---------|---------------------------|---------------------------------|----------------|-------------------|---------------|
| 00006A | ICDR2H | ICI Lupper dete register 2 | R | | XXXXXXXX |
| 00006Bi | H ICDRZH | ICU upper data register 2 | K | | 0000000в |
| 00006C | ICDR3L | ICI Llower data register 2 | R | Input capture | XXXXXXXX |
| 00006Di | - ICDR3L | ICU lower data register 3 | K | (ICU) | XXXXXXXX |
| 00006E | ICDR3H | ICIL imparadoto variotos 2 | В | | XXXXXXXX |
| 00006F | ICDK3H | ICU upper data register 3 | R | | 0000000в |
| 000070 | CPR00L | OCU compare lower data | R/W | | 0000000в |
| 000071 | CPROOL | register 0 | K/VV | | 0000000в |
| 000072 | CPR00H | OCU compare upper data | R/W | | 0000000в |
| 000073 | - CPROUH | register 0 | K/VV | | 0000000В |
| 000074 | CDD041 | OCU compare lower data | DAM | | 0000000В |
| 000075 | CPR01L | register 1 | R/W | | 0000000В |
| 000076 | CDD0411 | OCU compare upper data | DAM | | 0000000В |
| 000077 | CPR01H | register 1 | R/W | Output compare | 0000000В |
| 000078 | CDDOOL | OCU compare lower data | D // // | (OCU) (unit 0) | 0000000В |
| 000079 | CPR02L | register 2 | R/W | | 0000000в |
| 00007A | CDDOOL | OCU compare upper data | D /// | | 0000000В |
| 00007B | CPR02H | register 2 | R/W | | 0000000в |
| 00007C | d CDD001 | OCU compare lower data | DAM | | 0000000В |
| 00007D | CPR03L | register 3 | R/W | | 0000000В |
| 00007E | CPR03H | OCU compare upper data register | R/W | | 0000000В |
| 00007F | - CPRUSH | 3 | K/VV | | 0000000В |
| 000080 | CPR04L | OCU compare lower data | R/W | | 0000000В |
| 000081 | - CPRU4L | register 4 | K/VV | | 0000000В |
| 000082 | CPR04H | OCU compare upper data | R/W | | 0000000В |
| 000083 | CPRU4H | register 4 | K/VV | | 0000000В |
| 000084 | CDBOEL | OCU compare lower data | R/W | | 0000000В |
| 000085 | CPR05L | register 5 | FX/VV | Output compare | 0000000В |
| 000086 | CDDOELL | OCU compare upper data | D AA7 | (OCU) (unit 1) | 00000000В |
| 000087 | CPR05H | register 5 | R/W | | 0000000В |
| 000088 | CDDCCI | OCU compare lower data | D 444 | | 0000000В |
| 000089 | CPR06L | register 6 | R/W | | 0000000В |
| 00008A | CDDOCL | OCU compare upper data | D // // | | 00000000В |
| 00008Bi | CPR06H | register 6 | R/W | | 0000000В |

(Continued)

| Address | Abbreviated register name | Register name | Read/ write | Resource name | Initial value | | |
|--|-----------------------------|--|----------------|--|---------------|--|--|
| 00008Сн | CDD07I | | | 0000000в | | | |
| 00008Dн | CPRU/L | | R/VV | Output compare (OCU) (unit 1) | 0000000в | | |
| 00008Ен | CPR07H | OCU compare upper data register 7 | R/W | | 0000000В | | |
| 00008Fн | | | | | 0000000в | | |
| 000090н to 00009Ен | (System reservation area)*1 | | | | | | |
| 00009Fн | DIRR | Delayed interrupt factor generation/ cancellation register | R/W | Delayed interrupt generation module | 0 | | |
| 0000А0н | LPMCR | Low-power consumption mode control register | R/W! | Low-power consumption (stand-by) mode | 00011000в | | |
| 0000А1н | CKSCR | Clock selection register | R/W! | Low-power consumption (stand-by) mode | 11111100в | | |
| 0000A2н to 0000A4н | | (Vacancy)*³ | | | | | |
| 0000А5н | ARSR | Automatic ready function select register | W | External bus pin | 0011 — — 00в | | |
| 0000А6н | HACR | Upper address control register | W | External bus pin | 0000в | | |
| 0000А7н | EPCR | Bus control signal select register | W | External bus pin | 0000*00-в | | |
| 0000А8н | WDTC | Watchdog timer control register | R/W! | Watchdog timer | XXXXX111B | | |
| 0000А9н | TBTC | Timebase timer control register | R/W! | Timebase timer | 1 — — 00100в | | |
| 0000AAн to 0000AFн | (Vacancy)*3 | | | | | | |
| 0000В0н | ICR00 | Interrupt control register 00 | R/W! | Interrupt controller | 00000111в | | |
| 0000В1н | ICR01 | Interrupt control register 01 | R/W! | | 00000111в | | |
| 0000В2н | ICR02 | Interrupt control register 02 | R/W! | | 00000111в | | |
| 0000ВЗн 0000В4н 0000В5н 0000В6н 0000В7н 0000В8н | ICR03 | Interrupt control register 03 | R/W! | | 00000111в | | |
| | ICR04 | Interrupt control register 04 | R/W! | | 00000111в | | |
| | ICR05 | Interrupt control register 05 | R/W! | | 00000111в | | |
| | ICR06 | Interrupt control register 06 | R/W! | | 00000111в | | |
| | ICR07 | Interrupt control register 07 | R/W! | | 00000111в | | |
| | ICR08 | Interrupt control register 08 | R/W! | | 00000111в | | |
| 0000В9н | ICR09 | Interrupt control register 09 | R/W! | | 00000111в | | |

(Continued)

(Continued)

| Address | Abbreviated register name | Register name | Read/ write | Resource name | Initial value | | | | |
|--------------------------|---------------------------|-------------------------------|----------------|-------------------------|---------------|--|--|--|--|
| 0000ВАн | ICR10 | Interrupt control register 10 | R/W! | | 00000111в | | | | |
| 0000ВВн | ICR11 | Interrupt control register 11 | R/W! | | 00000111в | | | | |
| 0000ВСн | ICR12 | Interrupt control register 12 | R/W! | Interrupt controller | 00000111в | | | | |
| 0000ВDн | ICR13 | Interrupt control register 13 | R/W! | | 00000111в | | | | |
| 0000ВЕн | ICR14 | Interrupt control register 14 | R/W! | | 00000111в | | | | |
| 40000ВГн | ICR15 | Interrupt control register 15 | R/W! | | 00000111в | | | | |
| 0000С0н to 0000FFн | (External area)*2 | | | | | | | | |

Descriptions for read/write

R/W: Readable and writable

R: Read only W: Write only

R/W!: Bits for reading operation only or writing operation only are included. Refer to the register lists for specific resource for detailed information.

Descriptions for initial value

- 0 : The initial value of this bit is "0".
- 1 : The initial value of this bit is "1".
- * : The initial value of this bit is "1" or "0" (decided by levels on pins of MD0 through MD2).
- X: The initial value of this bit is indeterminate.
- : This bit is not used. The initial value is indeterminate.
- *1: Access prohibited.
- *2: This area is the only external access area having an address of 0000FF_H or lower. An access operation to this area is handled as that to external I/O area.
- *3: The area corresponding to the "(Vacancy)" on the I/O map is reserved, and accessing operation to this area is handled as that to internal area. No access signal to external devices are generated.
- *4: Only bit 15 is writable. Reading bit 10 through bit 15 returns "0" as a reading result.
- *5: In the MB90670 series, P81 through P86, P90, P91, PA0 through PA7, PB0 through PB2 are not present. For this reason, bits corresponding to these pins are not used.
- *6: The MB90670 series does not have the I²C interface. For this reason, this area is "(Vacancy)" in the MB90670 series.

Note: For bits that is only allowed to program, the initial value set by the reset operation is listed as an initial value. Note that the values are different from reading results.

For LPMCR/CKSCR/WDTC, there are cases where initialization is performed or not performed, depending on the types of the reset. However initial value for resets that initializes the value are listed.

■ INTERRUPT FACTORS, INTERRUPT VECTORS, INTERRUPT CONTROL REGISTER

| Interrupt course | El ² OS | In | terrup | t vector | Interrupt co | Priority*4 | |
|--|--------------------|------|--------|---------------------|--------------|-----------------------|------------|
| Interrupt source | support | Nun | nber | Address | ICR | Address | Priority*4 |
| Reset | × | # 08 | 08н | FFFFDCH | _ | _ | High |
| INT9 instruction | × | # 09 | 09н | FFFFD8 _H | _ | _ | A |
| Exception | × | # 10 | ОАн | FFFFD4 _H | _ | _ | |
| DTP/external interrupt circuit Channel 0 | \triangle | # 11 | 0Вн | FFFFD0 _H | IODOO | 000000 *2 | |
| DTP/external interrupt circuit Channel 1 | \triangle | # 12 | 0Сн | FFFFCCH | ICR00 | 0000В0н*2 | |
| DTP/external interrupt circuit Channel 2 | \triangle | # 13 | 0Дн | FFFFC8 _H | IODO4 | 0000004 *2 | |
| DTP/external interrupt circuit Channel 3 | \triangle | # 14 | 0Ен | FFFC4 _H | ICR01 | 0000B1н*2 | |
| Output compare Channel 0 | \triangle | # 15 | 0Гн | FFFFC0 _H | ICR02 | 0000B2н*² | |
| Output compare Channel 1 | \triangle | # 16 | 10н | FFFFBCH | ICKUZ | 0000Б2н - | |
| Output compare Channel 2 | \triangle | # 17 | 11н | FFFFB8 _H | ICR03 | 0000B3н*² | |
| Output compare Channel 3 | \triangle | # 18 | 12н | FFFFB4 _H | ICRUS | 0000D3H ² | |
| Output compare Channel 4 | \triangle | # 19 | 13н | FFFFB0 _H | ICR04 | 0000В4н*2 | |
| Output compare Channel 5 | \triangle | # 20 | 14н | FFFFACH | ICK04 | 0000В4н - | |
| Output compare Channel 6 | \triangle | # 21 | 15н | FFFFA8 _H | ICR05 | 0000B5н*² | |
| Output compare Channel 7 | \triangle | # 22 | 16н | FFFFA4 _H | ICKUS | 0000B3H = | |
| 24-bit free-run timer Overflow | \triangle | # 23 | 17н | FFFFA0 _H | | | |
| 24-bit free-run timer Intermediate bit | \triangle | # 24 | 18н | FFFF9C _H | ICR06 | 0000В6н*2 | |
| Input capture Channel 0 | \triangle | # 25 | 19н | FFFF98 _H | ICR07 | 0000В7н* ² | |
| Input capture Channel 1 | \triangle | # 26 | 1Ан | FFFF94 _H | ICKUI | 0000B7H = | |
| Input capture Channel 2 | \triangle | # 27 | 1Вн | FFFF90 _H | ICR08 | 0000B8н*² | |
| Input capture Channel 3 | \triangle | # 28 | 1Сн | FFFF8C _H | ICRU6 | 0000В6н 2 | |
| 16-bit reload timer/ 8/16-bit PPG timer 0 | \triangle | # 29 | 1Dн | FFFF88 _H | ICDOO | 000000 *2 *3 | |
| 16-bit reload timer/ 8/16-bit PPG timer 1 | \triangle | # 30 | 1Ен | FFFF84 _H | ICR09 | 0000В9н*2, *3 | |
| 8/10-bit A/D converter measurement complete | 0 | # 31 | 1Fн | FFFF80 _H | ICR10 | 0000ВАн | |
| Wake-up interrupt | × | # 33 | 21н | FFFF78 _H | ICR11 | 0000BBн*2 | |
| Timebase timer interval interrupt | × | # 34 | 22н | FFFF74 _H | = | | Low |

(Continued)

(Continued)

| Interrupt source | El ² OS | Ir | terrup | vector | Interrupt co | Priority*4 | |
|-------------------------------------|--------------------|--------|--------|---------------------|--------------|------------|----------|
| · | support | Number | | Address | ICR | Address | |
| UART1 (SCI) transmission complete | \triangle | # 35 | 23н | FFFF70 _H | ICR12 | 0000BCн*2 | High |
| UART0 transmission complete | \triangle | # 36 | 24н | FFFF6C _H | | | A |
| UART1 (SCI) reception complete | 0 | # 37 | 25н | FFFF68 _H | ICR13 | 0000BDн*2 | |
| I ² C interface*1 | × | # 38 | 26н | FFFF64 _H | ICKIS | UUUUDDH - | |
| UART0 reception complete | 0 | # 39 | 27н | FFFF60 _H | ICR14 | 0000ВЕн | |
| Delayed interrupt generation module | × | # 42 | 2Ан | FFFF54 _H | ICR15 | 0000ВFн | Low |

○ : Can be used

× : Can not be used

○ : Can be used. With EI2OS stop function.

 \triangle : Can be used if interrupt request using ICR are not commonly used.

*1: In MB90670 series, this interrupt vector is not used because the series does not have the I²C interface.

*2: • Interrupt levels for peripherals that commonly use the ICR register are in the same level.

- When the extended intelligent I/O service (El²OS) is specified in a peripheral device commonly using the ICR register, only one of the functions can be used.
- When the extended intelligent I/O service (EI²OS) is specified for one of the peripheral functions, interrupts can not be used on the other function.
- *3: Only 16-bit reload timer conforms to the extended intelligent I/O service (EI²OS). Because the 8/16-bit PPG timer does not conform to the extended intelligent I/O service (EI²OS), disable interrupts of the 8/16-bit PPG timer when using the extended intelligent I/O service (EI²OS) in the 16-bit reload timer.

*4: The level shows priority of same level of interrupt invoked simultaneously.

■ PERIPHERALS

1. I/O Port

(1) Input/output Port

Port 0 to 4, 6, 8, A, and B are general-purpose I/O ports having a combined function as an external bus pin and a resource input. The input output ports function as general-purpose I/O port only in the single-chip mode. In the external bus mode, the ports are configured as external bus pins, and part of pins for port 3 can be configured as general-purpose I/O port by setting the bus control signal select register (ECSR). Each pin corresponding to upper 4-bit of the port 2 can be switched between a resource and a port bitwise.

Only MB90675 series has port A and port B.

Operation as output port

The pin is configured as an output port by setting the corresponding bit of the DDR register to "1". Writing data to PDR register when the port is configured as output, the data is retained in the output latch in the PDR and directly output to the pin.

The value of the pin (the same value retained in the output latch of PDR) can be read out by reading the PDR register.

Note: When a read-modify-write instruction (e.g. bit set instruction) is performed to the port data register, the destination bit of the operation is set to the specified value, not affecting the bits configured by the DDR register for output, however, values of bits configured by the DDR register as inputs are changed because input values to the pins are written into the output latch. To avoid this situation, configure the pins by the DDR register as output after writing output data to the PDR register when configuring the bit used as input as outputs.


Operation as input port

The pin is configured as an input by setting the corresponding bit of the DDR register to "0".

When the pin is configured as an input, the output buffer is turned-off and the pin is put into a high-impedance status.

When a data is written into the PDR register, the data is retained in the output latch of the PDR, but pin outputs are unaffected.

Reading the PDR register reads out the pin level ("0" or "1")



(2) N-ch Open-drain Port

Port 5 and port 9 are general-purpose I/O ports having a combined function as resource input/output. Each pin can be switched between resource and port bitwise.

Only MB90675 series has port 9.

· Operation as output port

When a data is written into the PDR register, the data is latched to the output latch of PDR. When the output latch value is set to "0", the output transistor is turned on and the pin status is put into an "L" level output, while writing "1" turns off the transistor and put the pin in a high-impedance status.

If the output pin is pulled-up, setting output latch value to "1" puts the pin in the pull-up status.


Reading the PDR register returns the pin value (same as the output latch value in the PDR).


Note: Execution of a read-modify-write instruction (e.g. bit set instruction) reads out the output latch value rather than the pin value, leaving output latch that is not manipulated unchanged.

Operation as input port

Setting corresponding bit of the PDR register to "1" turns off the output transistor and the pin is put into a high-impedance status.

Reading the PDR register returns the pin level ("0" or "1").





(3) Output Port

Port 7 is a general-purpose output port having a combined function as an output compare (OCU) output. Note that only OCU output can be output when the pin is configured as an output, and it is not used for outputting given data by writing to the data register. Each pin can be switched between an output compare output and a port bitwise.

Operation as output port (operation of OCU output)
 Setting the corresponding bit of the DDR register to "1" configures the pin as an output port. In this case, lower
 4-bit of CCR01 and CCR register are output.

When configured as an output, the output buffer is turned on and data retained in the output latch in the PDR of the output compare is output to the pin.

Writing data to DOT bit of the OCU control register (CCR01, CCR11) corresponding to each pin writes data in synchronization to a match operation of the output compare and output to the pin.


Reading the PDR register returns the pin level (same as the output latch value of the PDR).

When output of output compare is enabled, an output value from the output compare can be read out.

Operation as input port
 Setting corresponding bit of the DDR register to "0" configures the pin as input port.

When the pin is configured as an input port, the output buffer is turned off and the pin is put into a high-impedance status.

Reading the PDR register returns the pin level ("0" or "1").



(4) Register Configuration

| Address | bit 15 · · · | | ⊷bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | |
|---------|--------------|--------|--------------|--------|--------|----------|---------|-------|---------|--------|-------------|-----------------------------|
| 00000н | | PDR1) | | P07 | P06 | P05 | P04 | P03 | P02 | P01 | P00 | Port 0 data register (PDR0) |
| | · | | - | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | 1 bit 1 | 0 bit 9 | bit 8 | bit 7 | | · · · bit 0 | |
| 000001н | P17 | P16 | P15 | P14 | P13 | P12 | P11 | P10 | | (PDR0) | | Port 1 data register (PDR1) |
| | R/W | R/W | R/W | R/W | R/W | R/W | / R/W | R/W | | | | |
| Address | bit 15 | | bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | |
| 000002н | (| PDR3) | | P27 | P26 | P25 | P24 | P23 | P22 | P21 | P20 | Port 2 data register (PDR2) |
| | | | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 1 | 1 bit 1 | 0 bit 9 | bit 8 | bit 7 | | · · · bit 0 | D . O |
| 000003н | P37 | P36 | P35 | P34 | P33 | P32 | P31 | P30 | | (PDR2) | | Port 3 data register (PDR3) |
| | R/W | R/W | R/W | R/W | R/W | R/W | / R/W | R/W | | | | |
| Address | bit 15 · · · | | ··bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | |
| 000004н | . ` | PDR5) | | P47 | P46 | P45 | P44 | P43 | P42 | P41 | P40 | Port 4 data register (PDR4) |
| | | | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 1 | 1 bit 1 | 0 bit 9 | bit 8 | bit 7 | | · · · bit 0 | B . 5 1 |
| 000005н | P57 | P56 | P55 | P54 | P53 | P52 | P51 | P50 | | (PDR4) | | Port 5 data register (PDR5) |
| | R/W | R/W | R/W | R/W | R/W | R/W | / R/W | R/W | | | | |
| Address | bit 15 · · · | | ··bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | David O data va sistan |
| 000006н | (| PDR7) | | P67 | P66 | P65 | P64 | P63 | P62 | P61 | P60 | Port 6 data register (PDR6) |
| | | | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 1 | 1 bit 10 | 0 bit 9 | bit 8 | bit 7 | | · · · bit 0 | Port 7 data register |
| 000007н | P77 | P76 | P75 | P74 | P73 | P72 | P71 | P70 | | (PDR6) | | (PDR7) |
| | R/W | R/W | R/W | R/W | R/W | R/W | / R/W | R/W | | | | |
| Address | bit 15 · · · | | ··bit 8 | | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Dort 9 data ragistar |
| н800000 | (| PDR9) | | _ | P86 | P85 | P84 | P83 | P82 | P81 | P80 | Port 8 data register (PDR8) |
| | | | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Address | bit 15 | bit 14 | | bit 12 | bit 1 | 1 bit 10 | 0 bit 9 | bit 8 | bit 7⋅ | | | Port 9 data register |
| 000009н | _ | _ | _ | | _ | _ | P91 | | | (PDR8) | | (PDR9) |
| | R/W | R/W | R/W | R/W | R/W | | | | | | | |
| Address | bit 15 · · · | | · · bit 8 | | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Port A data register |
| 00000Ан | (| PDRB) | | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 | (PDRA) |
| | | | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 1 | 1 bit 1 | 0 bit 9 | bit 8 | bit 7 | | · · · bit 0 | Port B data register |
| 00000Вн | _ | | _ | | _ | PB2 | PB1 | PB0 | | (PDRA) | | (PDRB) |
| | R/W | R/W | R/W | R/W | R/W | R/W | / R/W | R/W | | | | |

(Continued)

(Continued)

| Address | bit-15 | | · · bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | |
|---------------------|--------------|---------|-----------|--------|--------|--------|-------|-------|----------|--------|-------------|--------------------------------------|
| 000010н | | DDR1) | Τ | P07 | P06 | P05 | P04 | P03 | P02 | P01 | P00 | Port 0 data direction registe (DDR0) |
| | | | L | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | (22110) |
| Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | bit 7 | | bit 0 | |
| 000011н | P17 | P16 | P15 | P14 | P13 | P12 | P11 | P10 | | (DDR0) | | Port 1 data direction registe (DDR1) |
| | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | - | | | |
| taSheet4U.coAddress | bit 15 | | · · bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | |
| 000012н | | DDR3) | | P27 | P26 | P25 | P24 | P23 | P22 | P21 | P20 | Port 2 data direction registe (DDR2) |
| | | | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | , |
| Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | bit 7 | | bit 0 | |
| 000013н | P37 | P36 | P35 | P34 | P33 | P32 | P31 | P30 | | (DDR2) |) | Port 3 data direction registe (DDR3) |
| | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | | |
| Address | bit 15 · · · | | ··bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | |
| 000014н | (/ | ADER) | | P47 | P46 | P45 | P44 | P43 | P42 | P41 | P40 | Port 4 data direction registe (DDR4) |
| | | | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | bit 7 | | bit 0 | |
| 000015н | P57 | P56 | P55 | P54 | P53 | P52 | P51 | P50 | | (DDR4) | | Analog input enable registe (ADER) |
| | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | | |
| Address | bit 15 · · · | | ··bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Dant C data dinastian nasiat |
| 000016н | 1) | DDR7) | | P67 | P66 | P65 | P64 | P63 | P62 | P61 | P60 | Port 6 data direction registe (DDR6) |
| | | | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Address | | bit 14 | | 1 | | 1 | 1 | bit 8 | bit 7·· | | · · · bit 0 | Port 7 data direction registe |
| 000017н | P77 | P76 | P75 | P74 | P73 | P72 | P71 | P70 | | (DDR6) | | (DDR7) |
| | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | | |
| Address | bit 15 · · · | | ··bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Dort O data direction registe |
| 000018н | (Va | acancy) | | _ | P86 | P85 | P84 | P83 | P82 | P81 | P80 | Port 8 data direction registe (DDR8) |
| | 1 2 4 5 | | 1 ' | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| | bit 15 · · · | | | | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Port A data direction registe |
| 00001Ан |]) | DDRB) | L | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 | (DDRA) |
| | | | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | | | bit 8 | bit 7·· | (DDDA | | Port B data direction registe |
| 00001Вн | | _ | | | | PB2 | PB1 | PB0 | <u></u> | (DDRA | | (DDRB) |
| | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | | |


Note: Only MB90675 series has P81 through P86, P90, PA0 through PA7, and PB0 through PB2, and MB90670 series does not have such pins.

2. Timebase Timer


The timebase timer is a 18-bit free run counter (timebase counter) for counting up in synchronization to the internal count clock (divided-by-2 of oscillation) with an interval timer function for selecting an interval time from four types of 2¹²/HCLK, 2¹⁴/HCLK, 2¹⁶/HCLK, and 2¹⁹/HCLK.

The timebase timer also has a function for supplying operating clocks for the timer output for the oscillation stabilization time or the watchdog timer etc.

(1) Register Configuration




(2) Block Diagram




3. Watchdog Timer

The watchdog timer is a 2-bit counter operating with an output of the timebase timer and resets the CPU when the counter is not cleared for a preset period of time.

(1) Register Configuration



(2) Block Diagram



4. 8/16-bit PPG Timer


The 8/16-bit PPG timer is 2-channel reload timer module for outputting pulse having given frequencies/duty ratios.

The two modules performs the following operation by combining functions.

- 8-bit PPG output 2-channel independent operation mode
 This is a mode for operating independent 2-channel 8-bit PPG timer, in which PPG0 and PPG1 pins correspond to outputs from PPG0 and PPG1 respectively.
- 16-bit PPG output operation mode
 In this mode, PPG0 and PPG1 are combined to be operated as a 1-channel 8/16-bit PPG timer operating as
 a 16-bit timer. Because PPG0 and PPG1 outputs are reversed by an underflow from PPG1 outputting the same output pulses from PPG0 and PPG1 pins.
- 8 + 8-bit PPG output operation mode
 In this mode, PPG0 is operated as an 8-bit prescaler, in which an underflow output of PPG0 is used as a clock source for PPG1. A toggle output of PPG0 and PPG output of PPG1 are output from PPG0 and PPG1 respectively.


The module can also be used as a D/A converter with an external add-on circuit.

(1) Register Configuration




(2) Block Diagram

• Block diagram of 8/16-bit PPG timer 0



• Block diagram of 8/16-bit PPG timer 1



5. 16-bit Reload Timer


The 16-bit reload timer has an internal clock mode for counting down in synchronization to three types of internal clocks and an event count mode for counting down detecting a given edge of the pulse input to the external bus pin, and either of the two functions can be selectively used.

For this timer, an "underflow" is defined as the counter value of "0000H" to "FFFFH". According to this definition, an underflow occurs after [reload register setting value + 1] counts.


In operating the counter, the reload mode for repeating counting operation after reloading a counter setting value after an underflow or the one-shot mode for stopping the counting operation after an underflow can be selectively used.

Because the timer can generate an interrupt upon an underflow, the timer conforms to the extended intelligent I/O service (EI²OS).

The MB90670/675 series has 2 channels of 16-bit reload timers.



(2) Block Diagram




6. 24-bit Free run Timer


The 24-bit free-run timer is a 24-bit up counter for counting up in synchronization to divided-by-3 or divided-by-4 of the machine clock, in which an interrupt factor can be selected from the overflow interrupt and four types of timer intermediate bit interrupt to be operated as an interval timer.

The free-run timer can be used to generating reference timing signals for the input capture (ICU) and output compare (OCU).

(1) Register Configuration



(2) Block Diagram




7. Input Capture (ICU)


The input capture (ICU) generates an interrupt request to the CPU simultaneously with a storing operation of current counter value of the 24-bit free run timer to the ICU data register (ICDR) upon an input of a trigger edge to the external pin.

There are four sets (four channels) of the input capture external pins and ICU data registers (ICDR), enabling measurements of maximum of four events.

- The input capture has four sets of external input pins (ASR0 to ASR3) and ICU registers (ICDR), enabling measurements of maximum of four events.
- A trigger edge direction can be selected from rising/falling/both edges.
- www.DataSheet4U. On The input capture can be set to generate an interrupt request at the storage timing of the counter value of the 24-bit free run timer to the ICU data register (ICDR).
 - The input compare conforms to the extended intelligent I/O service (EI2OS).
 - The input capture function is suited for measurements of intervals (frequencies) and pulse-widths.



(2) Block Diagram




8. Output Compare (OCU)

The output compare (OCU) is two sets of compare units consisting of four-channel OCU compare data registers, a comparator and a control register.

An interrupt request can be generated for each channel upon a match detection by performing time-division comparison between the OCU compare data register setting value and the counter value of the 24-bit free-run timer.

The DOT pin can be used as a waveform output pin for reversing output upon a match detection or a general-purpose output port for directly outputting the setting value of the DOT bit.

(1) Register Configuration



(Continued)

(Continued)

www.DataSheet4U.com

OCU compare upper data register 0 to 7 (CPR00H to CPR07H)

Address CPR00H: 000073H CPR01H: 000077H CPR02H: 00007BH CPR03H: 00007FH CPR04H: 000083H CPR05H: 000087H CPR06H: 00008BH

CPR07H: 00008FH

 bit 15
 bit 14
 bit 13
 bit 12
 bit 11
 bit 10
 bit 9
 bit 8

 —
 —
 —
 —
 —
 —
 —
 —

 R/W
 R/W
 R/W
 R/W
 R/W
 R/W
 R/W
 R/W

Address

CPR00H: 000072H CPR01H: 000076H CPR02H: 00007AH CPR03H: 00007EH CPR04H: 000082H CPR05H: 000086H CPR06H: 00008AH

CPR07H: 00008EH

bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 D23 D22 D21 D20 D19 D18 D17 D16 R/W R/W R/W R/W R/W R/W R/W R/W

• OCU compare lower data register 0 to 7 (CPR00L to CPR07L)

Address

CPR00L: 000071H CPR01L: 000075H CPR02L: 000079H CPR03L: 00007DH CPR04L: 000081H CPR05L: 000085H CPR06L: 000089H

CPR07L: 00008DH

bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit 8 D12 D15 D14 D13 D11 D10 D9 D8 R/W R/W R/W R/W R/W R/W R/W R/W

Initial value 00000000B

Initial value

0000000В

Initial value

0000000В

Address

CPR00L: 000070H CPR01L: 000074H CPR02L: 000078H CPR03L: 00007CH CPR04L: 000080H CPR05L: 000084H

CPR06L: 000088H CPR07L: 00008CH bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 D6 D3 D1 D7 D5 D4 D2 D0 R/W R/W R/W R/W R/W R/W R/W R/W


Initial value

R/W: Readable and writable


- : Unused

(2) Block Diagram of Output Compare (OCU)


• Overall block diagram



• Block diagram of unit 0



• Block diagram of unit 1



9. I²C Interface (Included Only in MB90675 Series)

The I²C interface is a serial I/O port supporting Inter IC BUS operating as master/slave devices on I²C bus and has the following features.

- Master/slave transmission/reception
- · Arbitration function
- · Clock synchronization function
- Slave address/general call address detection function
- Transmission direction detection function
- Repeated generation function start condition and detection function
- Bus error detection function

(1) Register Configuration

• I2C bus status register (IBSR)

| Address bit 15 · · · · · · bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
|----------------------------------|-------|-------|-------|-------|-------|-------|-------|-------|---------------|
| 000040н (IBCR) | ВВ | RSC | AL | LRB | TRX | AAS | GCA | FBT | 00000000в |
| | | P | P | P | P | P | P | P | |


• I²C bus control register (IBCR)

| Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | bit 7 · · · · · · · bit 0 | Initial value |
|---------|--------|--------|--------|--------|--------|--------|-------|-------|---------------------------|---------------|
| 000041н | BER | BEIE | scc | MSS | ACK | GCAA | INTE | INT | (IBSR) | 0000000В |
| | R/M | R/M/ | R/M | R/M | R/M | R/M | R/M | R/M/ | | |

• I²C bus clock control register (ICCR)

| Address b | oit 15 · · · · · · · bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
|-----------|----------------------------|-------|-------|-------|-------|-------|-------|-------|-------|---------------------|
| 000042н | (IADR) | _ | _ | EN | CS4 | CS3 | CS2 | CS1 | CS0 | 0XXXXX _B |
| | | | | R/W | R/W | R/W | R/W | R/W | R/W | • |

• I2C address register (IADR)




| Address bit 15 · · · · · bit 8 | B bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
|-------------------------------------|---------|-------|-------|-------|-------|-------|-------|-------|---------------|
| 000044 _H (Reserved area) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | XXXXXXXXB |
| | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |

R/W: Readable and writable

R: Read only
—: Unused
X: Indeterminate

(2) Block Diagram



10. UART0

UART0 is a general-purpose serial data communication interface for performing synchronous or asynchronous communication (start-stop synchronization system). In addition to the normal duplex communication function (normal mode), UART0 has a master/slave type communication function (multi-processor mode).

- Data buffer: Full-duplex double buffer
- Transfer mode: Clock synchronized (with start and stop bit)

Clock asynchronized (start-stop synchronization system)

• Baud rate: With dedicated baud rate generator, selectable from 12 types

External clock input possible

Internal clock (a clock supplied from 16-bit reload timer can be used.)

- Data length: 7 bits to 9 bits selective (with a parity bit)
 - 6 bits to 8 bits selective (without a parity bit)
- Signal format: NRZ (Non Return to Zero) system
- Reception error detection:Framing error

Overrun error

Parity error (not available in multi-processor mode)

Interrupt request: Receive interrupt (reception complete, receive error detection)

Receive interrupt (transmission complete)


Transmit/receive conforms to extended intelligent I/O service (El²OS)

 Master/slave type communication function (multi-processor mode): 1 (master) to n (slave) communication possible

(1) Register Configuration

| Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | bit 7· | | ····bit 0 | Initial value |
|---|-----------------|-----------|---------|--------|--------|--------|-------|-------|--------|--------|-----------|---------------|
| 000021н | RDRF | ORFE | PE | TDRE | RIE | TIE | RBF | TBF | | (UMC0 |)) | 00100000в |
| | R/W | R/W | R/W | R/W | R/W | R/W | R/W | / R/W | | | | |
| Mode control regis | ter 0 (UM | ICO) | | | | | | | | | | |
| Address | bit 15··· | | ··bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| 000020н | (۱ | JSR0) | | PEN | SBL | MC1 | MC0 | SMDE | RFC | SCKE | SOE | 00000100в |
| Rate and data regi | ster 0 (U | RD0) | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | bit 7· | | ····bit 0 | Initial value |
| 000023н | всн | RC3 | RC2 | RC1 | RC0 | всно | Р | D8 | (UI | DR0/UO | DR0) | 0000000В |
| Input data register | R/W 0 (UIDR(| R/W)) | R/W | R/W | R/W | R/W | R/W | / R/W | | | | |
| Address | bit 15··· | bit 9 | bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| 000022н | (URD | 0) | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | XXXXXXX |
| | | | R | R | R | R | R | R | R | R | R | |
| Output data registe | er 0 (UOE | PR) | | | | | | | | | | |
| Address | bit 15··· | bit 9 | bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| 000022н | (URD | 0) | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | XXXXXXXX |
| | | | W | W | W | W | W | W | W | W | W | |
| R/W : Reada R : Read W: Write | only | itable | | | | | | | | | | |

(2) Block Diagram



11. UART1 (SCI)

UART1 (SCI) is a general-purpose serial data communication interface for performing synchronous or asynchronous communication (start-stop synchronization system). In addition to the normal duplex communication function (normal mode), UART1 has a master-slave type communication function (multi-processor mode).

- Data buffer: Full-duplex double buffer
- Transfer mode: Clock synchronized (no start or stop bit)

Clock asynchronized (start-stop synchronization system)

• Baud rate: With dedicated baud rate generator, selectable from 8 types

External clock input possible

Internal clock (a internal clock supplied from 16-bit reload timer can be used.)

Data length: 7 bits (for asynchronous normal mode only)

8 bits

- · Signal format: NRZ (Non Return to Zero) system
- · Reception error detection:Framing error

Overrun error

Parity error (not available in multi-processor mode)


• Interrupt request: Receive interrupt (reception complete, receive error detection)

Receive interrupt (transmission complete)


Transmit/receive conforms to extended intelligent I/O service (El²OS)

Master/slave type communication function (multi-processor mode):1 (master) to n (slave) communication possible (supported only for master station)

(1) Register Configuration




(2) Block Diagram




12. DTP/External Interrupt Circuit

The DTP (Data Transfer Peripheral)/external interrupt circuit is located between peripheral equipment connected externally and the F²MC-16L CPU and transmits interrupt requests or data transfer requests generated by peripheral equipment to the CPU, generates external interrupt request and starts the extended intelligent I/O service (EI²OS).

(1) Register Configuration



(2) Block Diagram




13. Wake-up Interrupt


Wake-up interrupts transmits interrupt request ("L" level) generated by peripheral device located between external peripheral devices and the F2MC-16L CPU to the CPU and invokes interrupt processing.

The interrupt does not conform to the extended intelligent I/O service (EI2OS).

(1) Register Configuration



(2) Block Diagram




14. Delayed Interrupt Generation Module


The delayed interrupt generation module generates interrupts for switching tasks for development on a realtime operating system (REALOS software). The module can be used to generate hardware interrupt requests to the CPU with software and cancel the interrupt requests.

This module does not conform to the extended intelligent I/O service (El²OS).

(1) Register Configuration



(2) Block Diagram



15. 8/10-bit A/D Converter

The 8/10-bit A/D converter has a function of converting analog voltage input to the analog input pins (input voltage) to digital values (A/D conversion) and has the following features.

- Minimum conversion time: 6.13 µs (at machine clock of 16 MHz, including sampling time)
- Minimum sampling time: 3.75 µs (at machine clock of 16 MHz)
- Conversion method: RC successive approximation method with a sample and hold circuit.
- Resolution: 10-bit or 8-bit selective
- Analog input pins: Selectable from eight channels by software


One-shot conversion mode:Stops conversion after completing a conversion for a stopped channel (one channel only) or for successive channels (maximum of eight channels can be specified)

Continuous conversion mode:Continues conversions for a specified channel (one channel only) or for successive channels (maximum of eight channels can be specified)


Stop conversion mode:Stops conversion after completing a conversion for one channel and wait for the next activation.

- Interrupt requests can be generated and the extended intelligent I/O service (EI²OS) can be started after the end of A/D conversion.
- When interrupts are enabled, there is no loss of data even in continuous operations because the conversion data protection function is in effect.
- Starting factors for conversion: Selected from software activation, 16-bit reload timer 1 output (rising edge), and external trigger (falling edge).

(1) Register Configuration



(2) Block Diagram



16. Low-power Consumption (Standby) Mode

The F²MC-16L has the following CPU operating mode configured by selection of an operating clock and clock operation control.

Clock mode

PLL clock mode: A mode in which the CPU and peripheral equipment are driven by PLL-multiplied oscillation clock (HCLK).

Main clock mode: A mode in which the CPU and peripheral equipment are driven by divided-by-2 of the oscillation clock (HCLK).

The PLL multiplication circuits stops in the main clock mode.


• CPU intermittent operation mode

www.DataSheet4U.coThe CPU intermittent operation mode is a mode for reducing power consumption by operating the CPU intermittently while external bus and peripheral functions are operated at a high-speed.


Hardware stand-by mode

The hardware standby mode is a mode for reducing power consumption by stopping clock supply (sleep mode) to the CPU by the low-power consumption control circuit, stopping clock supplies to the CPU and peripheral functions (timebase timer mode), and stopping oscillation clock (stop mode, hardware standby mode). Of these modes, modes other than the PLL clock mode are power consumption modes.

(1) Register Configuration



(2) Block Diagram



■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(AVss = Vss = 0.0 V)

| Parameter | Symbol | Va | lue | Unit | Remarks |
|--|----------------|-------------|-----------|-------|---------|
| Parameter | Syllibol | Min. | Max. | Oilit | Remarks |
| | Vcc | Vss - 0.3 | Vss + 7.0 | V | |
| Power supply voltage | AVcc | Vss-0.3 | Vss + 7.0 | V | *1 |
| e4U.com | AVRH, AVRL | Vss - 0.3 | Vss + 7.0 | V | *1 |
| Input voltage | Vı | Vss - 0.3 | Vcc + 0.3 | V | *2 |
| Output voltage | Vo | Vss-0.3 | Vcc + 0.3 | V | *2 |
| "L" level maximum output current | loL | | 15 | mA | *3 |
| "L" level average output current | lolav | | 4 | mA | *4 |
| "L" level total maximum output current | ΣΙοι | | 100 | mA | |
| "L" level total average output current | Σ lolav | | 50 | mA | *5 |
| "H" level maximum output current | Іон | | -15 | mA | *3 |
| "H" level average output current | І онаv | | -4 | mA | *4 |
| "H" level total maximum output current | ΣІон | | -100 | mA | |
| "H" level total average output current | ΣΙομαν | | -50 | mA | *5 |
| Power consumption | P _D | | 400 | mW | |
| Operating temperature | Та | -40 | +85 | °C | |
| Storage temperature | Tstg | - 55 | +150 | °C | |

^{*1:}AVcc shall never exceed Vcc. AVRH shall never exceed Vcc and AVcc. Also, AVRL shall never exceed Vcc, AVcc and AVRH.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

^{*2:}V_I and V_O shall never exceed V_{CC} + 0.3 V.

^{*3:}The maximum output current is a peak value for a corresponding pin.

^{*4:} Average output current is an average current value observed for a 100 ms period for a corresponding pin.

^{*5:}Total average current is an average current value observed for a 100 ms period for all corresponding pins.

2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

| Parameter | Symbol | Value | | Unit | Remarks |
|-----------------------|----------|-------|------|------|--|
| Parameter | Syllibol | Min. | Max. | Unit | Remarks |
| | Vcc | 2.7 | 5.5 | V | Normal operation |
| Power supply voltage | Vcc | 2.0 | 5.5 | V | Retains status at the time of operation stop |
| Operating temperature | TA | -40 | +85 | °C | |

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

> No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

> > www.DataSheet4t/com

3. DC Characteristics

 $(AVcc = Vcc = 2.7 \text{ V to } 5.5 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

| | | (| | Value | | 0.0 1, 17. | | |
|------------------------------------|------------------|---|--|-----------|-------|------------|------|-------------------|
| Parameter | Symbol | Pin name | Condition | | value | | Unit | Remarks |
| | C y | | | Min. | Тур. | Max. | J | - tomanic |
| | VIH | Pins other than V _{IHS} and V _{IHM} | | 0.7 Vcc | _ | Vcc + 0.3 | V | |
| eet4U.com "H" level input voltage | Vihs | Hysteresis input pins P24 to P27, P40 to P47, P60 to P67, P70 to P77, P80, HST, RST | | 0.8 Vcc | _ | Vcc + 0.3 | V | MB90670 series |
| | Vihs | Hysteresis input pins P24 to P27, P40 to P47, P60 to P67, P70 to P77, P80 to P86, HST, RST, P90, P91, PA0 to PA7, PB0 to PB2 | | 0.8 Vcc | _ | Vcc + 0.3 | V | MB90675 series |
| | V _{IHM} | MD pin input | | Vcc - 0.3 | _ | Vcc + 0.3 | V | |
| | VIL | Pins other than VILS and VILM | _ | Vss - 0.3 | _ | 0.3 Vcc | V | |
| | Vils | Hysteresis input pins P24 to P27, P40 to P47, P60 to P67, P70 to P77, P80, HST, RST | | Vss - 0.3 | _ | 0.2 Vcc | V | MB90670 series |
| "L" level in- put voltage | Vils | Hysteresis input pins P24 to P27, P40 to P47, P60 to P67, P70 to P77, P80 to P86, HST, RST, P90, P91, PA0 to PA7, PB0 to PB2 | | Vss - 0.3 | _ | 0.2 Vcc | V | MB90675 series |
| | VILM | MD pin input | | Vss - 0.3 | | Vss + 0.3 | V | |
| "H" level | Vон | Other than P50 to P57 | $V_{CC} = 4.5 \text{ V}$ $I_{OH} = -4.0 \text{ mA}$ | Vcc - 0.5 | _ | _ | V | |
| output volt- age | Vон | Other than P50 to P57 | $V_{CC} = 2.7 \text{ V}$ $I_{OH} = -1.6 \text{ mA}$ | Vcc - 0.3 | _ | _ | V | |
| "L" level output volt- | Vol | All output pins | $V_{CC} = 4.5 \text{ V}$ $I_{OL} = 4.0 \text{ mA}$ | _ | _ | 0.4 | V | |
| age | Vol | All output pins | Vcc = 2.7 V IoL = 2.0 mA | _ | _ | 0.4 | V | |
| Open-drain output leak-age current | leak | P50 to P57, P90, P91*1 | _ | _ | 0.1 | 10 | μΑ | |

(Continued)

(Continued)

 $(AVcc = Vcc = 2.7 \text{ V to } 5.5 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

| | Danamatan | Parameter Symbol Pin name Condition | | | 11 | t Remarks | | | |
|--|----------------------------|-------------------------------------|------------------------------------|---|------|-----------|------|------|--|
| | Parameter | Symbol | Pin name | Condition | Min. | Тур. | Max. | Unit | Remarks |
| | Input leak- age current | IIL. | Other than P50 to P57, P90 and P91 | Vcc = 5.5 V Vss < Vı < Vcc | -10 | _ | 10 | μА | |
| | Pull-up re- | R | _ | Vcc = 5.0 V | 25 | 45 | 100 | kΩ | |
| | sistance | R | _ | Vcc = 3.0 V | 40 | 95 | 200 | kΩ | |
| | Pull-down | R | _ | Vcc = 5.0 V | 25 | 50 | 200 | kΩ | |
| | resistance | R | _ | Vcc = 3.0 V | 40 | 100 | 400 | kΩ | |
| | lcc lcc | Icc | _ | Internal operation at 16 MHz Vcc at 5.0 V | _ | 50 | 70 | mA | Normal op- eration*2 |
| | | Iccs | _ | Internal operation at 16 MHz Vcc at 5.0 V | _ | 10 | 30 | mA | In sleep mode*2 |
| | Power sup- ply current | Icc | _ | Internal operation at 8 MHz Vcc at 3.0 V | _ | 12 | 20 | mA | Normal op- eration*2 |
| | | Iccs | _ | Internal operation at 8 MHz Vcc at 3.0 V | _ | 2.5 | 10 | mA | In sleep mode*2 |
| | | Іссн | _ | T _A = +25°C | _ | 0.1 | 10 | μА | In stop mode and hardware standby mode*2 |
| | Input ca- pacitance | Cin | Other than AVcc, AVss, Vcc, Vss | _ | _ | 10 | _ | pF | |

^{*1:} Only MB90675 series has P90 and P91 pins.

^{*2:} The current value is preliminary value and may be subject to change for enhanced characteristics without previous notice.


4. AC Characteristics

(1) Reset Input Timing, Hardware Standby Input Timing


 $(AVcc = Vcc = 2.7 \text{ V to } 5.5 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

| Doromotor | Symbol | Pin name | Condition | Va | lue | Unit | Remarks |
|-----------------------------|---------------|----------|-----------|---------|------|-------|---------|
| Parameter | Symbol | | Condition | Min. | Max. | Offic | Remarks |
| Reset input time | t rstl | RST | | 16 tcp* | _ | ns | |
| Hardware standby input time | t HSTL | HST | _ | 16 tcp* | _ | ns | |

^{*:} For top (internal operating clock cycle time), refer to "(3) Clock Timings."



• Measurement conditions for AC ratings



(2)Specification for Power-on Reset


 $(AVss = Vss = 0.0 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

| | Symbol Pin n | Pin name | Condi- | . Va | lue | Unit | |
|---------------------------|--------------|----------|--------|------|------|------|----------------------------|
| Parameter | | | tion | Min. | Max. | | Remarks |
| Power supply rising time | t R | Vcc | | _ | 30 | ms | * |
| Power supply cut-off time | toff | Vcc | _ | 1 | _ | ms | Due to repeated operations |

^{*:} Vcc must be kept lower than 0.2 V before power-on.

Notes : \bullet The above ratings are values for causing a power-on reset.

- When HST is set to "L" level, apply power according to this table to cause a power-on reset irrespective of whether or not a power-on reset is required.
- For built-in resources in the device, re-apply power to the resources to cause a power-on reset.
- There are internal registers which can be initialized only by a power-on reset. Apply power according to this rating to ensure initialization of the registers.



(3) Clock Timing


80

• Operation at 5.0 V ± 10%

 $(AVss = Vss = 0.0 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

| Parameter | Symbol Pin name | | Condition | | Value | | Unit | Remarks |
|-------------------------------------|-----------------|--------------|-----------|-------|-------|------|-------|--------------------------------------|
| Farameter | Syllibol | 1 III Hailie | Condition | Min. | Тур. | Max. | Ollit | Remarks |
| Clock frequency | Fc | X0, X1 | | 3 | _ | 32 | MHz | |
| Clock cycle time | tc | X0, X1 | | 31.25 | _ | 333 | ns | |
| Input clock pulse width | Pwh, PwL | Х0 | | 10 | ı | _ | ns | Recommended duty ratio of 30% to 70% |
| Input clock rising/falling time | tcr, tcr | X0 | _ | _ | _ | 5 | ns | |
| Internal operating clock frequency | f CP | _ | | 1.5 | _ | 16 | MHz | |
| Internal operating clock cycle time | tcp | _ | | 62.5 | _ | 666 | ns | |
| Frequency fluctuation rate locked | Δf | P37/CLK | | | | 3 | % | * |

^{*:} The frequency fluctuation rate is the maximum deviation rate of the preset center frequency when the multiplied PLL signal is locked.




The PLL frequency deviation changes periodically from the preset frequency "(about $CLK \times (1CYC \text{ to } 50 \text{ CYC})$ ", thus minimizing the chance of worst values to be repeated (errors are minimal and negligible for pulses with long intervals).

• Operation at Vcc = 2.7 V (minimum value)


 $(AVss = Vss = 0.0 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$


| Parameter | Symbol | pol Pin name | Condi- | | Value | | Unit | Remarks |
|-------------------------------------|--------------------------------------|--------------|--------|------|-------|------|-------|--------------------------------------|
| Farameter | Syllibol | | tion | Min. | Тур. | Max. | Ollit | Remarks |
| Clock frequency | Fc | X0, X1 | | 3 | _ | 16 | MHz | |
| Clock cycle time | t c | X0, X1 | | 62.5 | _ | 333 | ns | |
| Input clock pulse width | P _{WH} , P _{WL} | X0 | | 20 | _ | _ | ns | Recommended duty ratio of 30% to 70% |
| Input clock rising/falling time | tcr, tcf | X0 | _ | _ | _ | 5 | ns | |
| Internal operating clock frequency | f CP | _ | | 1.5 | _ | 8 | MHz | |
| Internal operating clock cycle time | t CP | _ | | 125 | _ | 666 | ns | |
| Frequency fluctuation rate locked | Δf | P37/CLK | | _ | _ | 3 | % | * |

*: The frequency fluctuation rate is the maximum deviation rate of the preset center frequency when the multiplied PLL signal is locked.




The PLL frequency deviation changes periodically from the preset frequency "(about $CLK \times (1CYC \text{ to } 50 \text{ CYC})$ ", thus minimizing the chance of worst values to be repeated (errors are minimal and negligible for pulses with long intervals).






The AC ratings are measured for the following measurement reference voltages.



(4) Recommended Resonator Manufacturers

www.DataSheet4U.com

• Sample application of piezoelectric resonator (FAR family)




*1: FUJITSU MEDIA DEVICES Acoustic Resonator

| FAR part number (built-in capacitor type) | Frequency (MHz) | Dumping resistor | Initial deviation of FAR frequen- cy (T _A = +25°C) | Temperature char- acteristics of FAR frequency (T _A = -20°C to +60°C) | Loading ca- pacitors*2 |
|---|--------------------|---------------------|--|--|---------------------------|
| FAR-C4□C-2000-□20 | 2.00 | 510 Ω | ±0.5% | ±0.5% | Built-in |
| FAR-C4□A-4000-□01 | 4.00 | _ | ±0.5% | ±0.5% | Built-in |
| FAR-C4□B-4000-□02 | 4.00 | _ | ±0.5% | ±0.5% | Built-in |
| FAR-C4□B-4000-□00 | 4.00 | _ | ±0.5% | ±0.5% | Built-in |
| FAR-C4□B-8000-□02 | 8.00 | _ | ±0.5% | ±0.5% | Built-in |
| FAR-C4□B-12000-□02 | 12.00 | _ | ±0.5% | ±0.5% | Built-in |
| FAR-C4□B-16000-□02 | 16.00 | _ | ±0.5% | ±0.5% | Built-in |
| FAR-C4 B-20000-L14B | 20.00 | _ | ±0.5% | ±0.5% | Built-in |
| FAR-C4□B-24000-L14A | 24.00 | _ | ±0.5% | ±0.5% | Built-in |

Inquiry: FUJITSU MEDIA DEVICES LIMITED

www.DataSheet4kgom

• Sample application of ceramic resonator



Mask ROM product

www.DataSheet4U.com

| Resonator manufacturer | Resonator | Frequency (MHz) | C ₁ (pF) | C ₂ (pF) | R |
|------------------------|---------------|--------------------|---------------------|---------------------|--------------|
| | KBR-2.0MS | 2.00 | 150 | 150 | Not required |
| | PBRC-2.00A | 2.00 | 150 | 150 | Not required |
| | KBR-4.0MSA | 4.00 | 33 | 33 | 680 Ω |
| | KBR-4.0MKS | 4.00 | Built-in | Built-in | 680 Ω |
| | PBRC4.00A | 4.00 | 33 | 33 | 680 Ω |
| | PBRC4.00B | 4.00 | Built-in | Built-in | 680 Ω |
| | KBR-6.0MSA | 6.00 | 33 | 33 | Not required |
| 16 | KBR-6.0MKS | 6.00 | Built-in | Built-in | Not required |
| Kyocera Corporation | PBRC6.00A | 6.00 | 33 | 33 | Not required |
| Corporation | PBRC6.00B | 6.00 | Built-in | Built-in | Not required |
| | KBR-8.0M | 8.00 | 33 | 33 | 560 Ω |
| | PBRC8.00A | 8.00 | 33 | 33 | Not required |
| | PBRC8.00B | 8.00 | Built-in | Built-in | Not required |
| | KBR-10.0M | 10.00 | 33 | 33 | 330 Ω |
| | PBRC10.00B | 10.00 | Built-in | Built-in | 680 Ω |
| | KBR-12.0M | 12.00 | 33 | 33 | 330 Ω |
| | PBRC-12.00B | 12.00 | Built-in | Built-in | 680 Ω |
| | CSA2.00MG040 | 2.00 | 100 | 100 | Not required |
| | CST2.00MG040 | 2.00 | Built-in | Built-in | Not required |
| | CSA4.00MG040 | 4.00 | 100 | 100 | Not required |
| Murata | CST4.00MGW040 | 4.00 | Built-in | Built-in | Not required |
| Mfg. Co., Ltd. | CSA6.00MG | 6.00 | 30 | 30 | Not required |
| | CST6.00MGW | 6.00 | Built-in | Built-in | Not required |
| | CSA8.00MTZ | 8.00 | 30 | 30 | Not required |
| | CST8.00MTW | 8.00 | Built-in | Built-in | Not required |

(Continued)

(Continued)

| | Resonator | B | Frequency | 0 (-5) | 0 (=5) | |
|----------------|--------------------------|----------------|-----------|---------------------|---------------------|--------------|
| | manufacturer | Resonator | (MHz) | C ₁ (pF) | C ₂ (pF) | R |
| | | CSA10.0MTZ | 10.00 | 30 | 30 | Not required |
| | | CST10.0MTW | 10.00 | Built-in | Built-in | Not required |
| | | CSA12.0MTZ | 12.00 | 30 | 30 | Not required |
| | | CST12.0MTW | 12.00 | Built-in | Built-in | Not required |
| | Manata | CSA16.00MXZ040 | 16.00 | 15 | 15 | Not required |
| www.DataSheet4 | Murata Mfg. Co., Ltd. | CST16.00MXW0C3 | 16.00 | Built-in | Built-in | Not required |
| | Iviig. Co., Ltd. | CSA20.00MXZ040 | 20.00 | 10 | 10 | Not required |
| | | CSA24.00MXZ040 | 24.00 | 5 | 5 | Not required |
| | | CST24.00MXW0H1 | 24.00 | Built-in | Built-in | Not required |
| | | CSA32.00MXZ040 | 32.00 | 5 | 5 | Not required |
| | | CST32.00MXW040 | 32.00 | Built-in | Built-in | Not required |
| | TDK Corporation | FCR4.0MC5 | 4.00 | Built-in | Built-in | Not required |

One-time product

| One time produ | | | | | | |
|--------------------------|----------------|-----------|---------------------|----------------------|--------------|--|
| Resonator | Resonator | Frequency | C ₁ (pF) | C ₂ (pF) | R | |
| manufacturer | Resoliator | (MHz) | Ο 1 (β1) | G ₂ (pr) | 1 | |
| | CSTCS4.00MG0C5 | 4.0 | Built-in | Built-in | Not required | |
| | CST8.00MTW | 8.00 | Built-in | Built-in | Not required | |
| Murata Mfg. Co., Ltd. | CSACS8.00MT | 8.00 | 30 | 30 | Not required | |
| lviig. Co., Ltd. | CSA10.0MTZ | 10.00 | 30 | 30 | Not required | |
| | CST10.0MTW | 10.00 | Built-in | Built-in | Not required | |
| TDK Corporation | FCR4.0MC5 | 4.00 | Built-in | Built-in | Not required | |

Inquiry:Kyocera Corporation

AVX Corporation

North American Sales Headquarters: TEL 1-803-448-9411

AVX Limited

European Sales Headquarters: TEL 44-1252-770000

•AVX/Kyocera H.K. Ltd.

Asian Sales Headquarters: TEL 852-363-3303

Murata Mfg. Co., Ltd.

•Murata Electronics North America, Inc.: TEL 1-404-436-1300

•Murata Europe Management GmbH: TEL 49-911-66870

•Murata Electronics Singapore (Pte.) Ltd.: TEL 65-758-4233

TDK Corporation

•TDK Corporation of America

Chicago Regional Office: TEL 1-708-803-6100

•TDK Electronics Europe GmbH

Components Division: TEL 49-2102-9450

•TDK Singapore (PTE) Ltd.: TEL 65-273-5022

•TDK Hongkong Co., Ltd.: TEL 852-736-2238


•Korea Branch, TDK Corporation: TEL 82-2-554-6633

(5) Clock Output Timing

 $(AVcc = Vcc = 2.7 \text{ V to } 5.5 \text{V}, AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

| Parameter | Symbol | Pin name | Condition | Va | lue | Unit | Remarks |
|-----------------------------------|---------------|--------------|-------------------------|---------------|---------------|-------|----------------------|
| Parameter | Syllibol | riii iiaiiie | Condition | Min. | Max. | Oilit | Remarks |
| Cycle time | t cyc | CLK | _ | 1 tcp* | _ | ns | |
| $CLK \uparrow \to CLK \downarrow$ | t chcl | CLK | $Vcc = 5.0 V \pm 10 \%$ | 1 tcp*/2 - 20 | 1 tcp*/2 + 20 | ns | 5.0 V ± 10 % is ± 20 |
| OLK → OLK ↓ | tchcl | CLK | $Vcc = 3.0 V \pm 10 \%$ | 1 tcp*/2 - 35 | 1 tcp*/2 + 35 | ns | 3.0 V ± 10 % is ± 35 |

^{*:} For tcp (internal operating clock cycle time), refer to "(3) Clock Timing".




(6) Bus Read Timing

 $(AVcc = Vcc = 2.7 \text{ V to } 5.5 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

| Darameter | Symbol | Din name | Condition | Va | lue | l lni4 | Remarks |
|---|---------------|--------------------|------------------------|----------------|----------------|--------|---------|
| Parameter | Symbol | Pin name | Condition | Min. | Max. | Unit | Remarks |
| ALE pulse width | t LHLL | ALE | $Vcc = 5.0 V \pm 10\%$ | 1 tcp*/2 - 20 | _ | ns | |
| ALE puise width | t LHLL | ALE | $Vcc = 3.0 V \pm 10\%$ | 1 tcp*/2 - 35 | _ | ns | |
| Effective address \rightarrow | t avll | AD15 to AD00 | $Vcc = 5.0 V \pm 10\%$ | 1 tcp*/2 - 25 | _ | ns | |
| ALE ↓ time | t avll | AD15 to AD00 | $Vcc = 3.0 V \pm 10\%$ | 1 tcp*/2 - 40 | _ | ns | |
| $ALE \downarrow \rightarrow address effective time$ | tLLAX | AD15 to AD00 | | 1 tcp*/2 - 15 | _ | ns | |
| | tavrl | AD15 to AD00 | _ | 1 tcp* - 15 | _ | ns | |
| Effective address → | tandy | AD15 to AD00 | $Vcc = 5.0 V \pm 10\%$ | _ | 5 tcp*/2 - 60 | ns | |
| read data time | tavdv | AD15 to AD00 | $Vcc = 3.0 V \pm 10\%$ | _ | 5 tcp*/2 - 80 | ns | |
| RD pulse width | t rlrh | RD | _ | 3 tcp*/2 - 20 | _ | ns | |
| $\overline{RD} \downarrow \rightarrow read data time$ | t RLDV | AD15 to AD00 | $Vcc = 5.0 V \pm 10\%$ | _ | 3 tcp*/2 - 60 | ns | |
| ND → read data time | t rldv | AD15 to AD00 | $Vcc = 3.0 V \pm 10\%$ | _ | 3 tcp*/2 - 80 | ns | |
| $\overline{RD} \uparrow \to data \; hold \; time$ | t RHDX | AD15 to AD00 | | 0 | _ | ns | |
| $\overline{RD} \uparrow \to ALE \uparrow time$ | t RHLH | RD, ALE | | 1 tcp*/2 - 15 | _ | ns | |
| $\overline{RD} \uparrow \to address \ disappear \ time$ | t RHAX | RD, A19 to A16 | _ | 1 tcp*/2 - 10 | _ | ns | |
| Effective address → CLK ↑ time | t avch | CLK, A19 to A16 | | 1 tcp*/2 - 20 | _ | ns | |
| $\overline{RD} \downarrow \to CLK \uparrow time$ | t RLCH | RD, CLK | | 1 tcp*/2 - 20 | _ | ns | |

^{*:} For to (internal operating clock cycle time), refer to (3) Clock Timing.




(7) Bus Write Timing

 $(AVcc = Vcc = 2.7 \text{ V to } 5.5 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

| | Donomoton | Symbol | Pin name | Condition | Val | ue | Unit | Remarks |
|---------------|--|------------------|--------------|------------------------|---------------|------|------|----------|
| | Parameter | Symbol Fill hame | | Condition | Min. | Max. | Unit | ixemarks |
| | | tavwl | A19 to A00 | | 1 tcp - 15 | | ns | |
| | WR pulse width | twlwh | WR | _ | 3 tcp*/2 - 20 | | ns | |
| | Write data $\rightarrow \overline{\text{WR}} \uparrow \text{time}$ | tovwh | AD15 to AD00 | | 3 tcp*/2 - 20 | | ns | |
| www.DataSheet | WR ↑ → data hold time | twhox | AD15 to AD00 | $Vcc = 5.0 V \pm 10\%$ | 20 | | ns | |
| www.DataSneet | AV.Rom → data noid time | twhdx | AD15 to AD00 | $Vcc = 3.0 V \pm 10\%$ | 30 | | ns | |
| | $\overline{WR} \uparrow \rightarrow \text{address disappear time}$ | twhax | A19 to A00 | | 1 tcp*/2 - 10 | _ | ns | |
| | $\overline{WR} \uparrow \to ALE \uparrow time$ | twhlh | WRL, ALE | _ | 1 tcp*/2 - 15 | _ | ns | |
| | $\overline{WR} \downarrow \to CLK \uparrow time$ | twlch | WRH, CLK | | 1 tcp*/2 - 20 | _ | ns | |

*: For tcp (internal operating clock cycle time), refer to "(3) Clock Timing".




(8) Ready Input Timing

 $(AVcc = Vcc = 2.7 \text{ V to } 5.5 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

| Parameter | Symbol Pin name | | Condition | Val | ue | Unit | Remarks |
|------------------|-----------------|--------------|------------------------|------|------|-------|-------------|
| Parameter | Syllibol | Fill liallie | Condition | Min. | Max. | Oilit | IXCIIIAI KS |
| RDY setup time | t RYHS | RDY | $Vcc = 5.0 V \pm 10\%$ | 45 | _ | ns | |
| KD1 setup tillle | t RYHS | RDY | Vcc = 3.0 V ±10% | 70 | _ | ns | |
| RDY hold time | t RYHH | RDY | _ | 0 | _ | ns | |

Note: Use the auto-ready function when the setup time for the rising of the RDY signal is not sufficient.




(9) Hold Timing

 $(AVcc = Vcc = 2.7 \text{ V to } 5.5 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

| Doromotor | Symbol | Pin name | Condition | Val | lue | l Ini4 | Remarks |
|--|---------------|--------------|-----------|--------|--------|--------|------------|
| Parameter | Syllibol | Pili liaille | Condition | Min. | Max. | Offic | IVEIIIAIKS |
| $\frac{\text{Pins in floating status} \rightarrow}{\text{HAK}} \downarrow \text{time}$ | txhal | HAK | _ | 30 | 1 tcp* | ns | |
| $\overline{HAK} \uparrow \to pin \ valid \ time$ | t hahv | HAK | | 1 tcp* | 2 tcp* | ns | |

^{*:} For top (internal operating clock cycle time), refer to "(3) Clock Timing".

Note: More than 1 machine cycle is needed before HAK changes after HRQ pin is fetched.



(10) UARTO Timing


(AVcc = Vcc = 2.7 V to 5.5 V, AVss = Vss = 0.0 V, $T_A = -40$ °C to +85°C)

| | Doromotor | Symbol | Pin name | Condition | Val | ue | Unit | Remarks |
|--------------|--|---------------|--------------|------------------|--------|------|-------|------------------------------|
| | Parameter | Symbol | riii iiaiiie | Condition | Min. | Max. | Ullit | Remarks |
| | Serial clock cycle time | tscyc | _ | _ | 8 tcp* | _ | ns | |
| | $SCK \downarrow \rightarrow SOT$ delay | t sLov | | Vcc = 5.0 V ±10% | - 80 | 80 | ns | Internal shift |
| | time | tslov | | Vcc = 3.0 V ±10% | - 120 | 120 | ns | clock mode |
| | Valid SIN → SCK ↑ | t ivsH | _ | Vcc = 5.0 V ±10% | 100 | _ | ns | C _L = 80 pF |
| | Valid SIN → SCR 1 | t ivsH | _ | Vcc = 3.0 V ±10% | 200 | _ | ns | + 1 TTL for an |
| www.DataShee | $SCK \uparrow \rightarrow valid SIN hold$ time | tshix | _ | | 1 tcp* | _ | ns | output pin |
| | Serial clock "H" pulse width | tshsl | _ | <u> </u> | 4 tcp* | _ | ns | |
| | Serial clock "L" pulse width | t slsh | _ | | 4 tcp* | _ | ns | External shift |
| | $SCK \downarrow \rightarrow SOT$ delay | tslov | | Vcc = 5.0 V ±10% | _ | 150 | ns | clock mode |
| | time | t sLov | _ | Vcc = 3.0 V ±10% | _ | 200 | ns | C∟ = 80 pF + 1 TTL for an |
| | Valid SIN → SCK ↑ | t ivsH | _ | Vcc = 5.0 V ±10% | 60 | _ | ns | output pin |
| | Valla SIIN -> SCR | t ivsh | _ | Vcc = 3.0 V ±10% | 120 | | ns | oatpat piii |
| | $SCK \uparrow \rightarrow valid SIN hold$ | t shix | _ | Vcc = 5.0 V ±10% | 60 | _ | ns | |
| | time | t shix | _ | Vcc = 3.0 V ±10% | 120 | _ | ns | |

^{*:} For tcp (internal operating clock cycle time), refer to "(3) Clock Timing".

Notes: • These are AC ratings in the CLK synchronous mode.

• C_L is the load capacitor connected to pins while testing.



(11) UART1 Timing


(AVcc = Vcc = 2.7 V to 5.5 V, AVss = Vss = 0.0 V, $T_A = -40$ °C to +85°C)

| | Parameter | Symbol | Pin name | Condition | Val | ue | Unit | Remarks |
|--------------|--|---------------|--------------|------------------|--------------|------|-------|------------------------------|
| | Parameter | Syllibol | riii iiaiiie | Condition | Min. | Max. | Oilit | Remarks |
| | Serial clock cycle time | tscyc | _ | _ | 8 tcp* | _ | ns | |
| | $SCK \downarrow \rightarrow SOT$ delay | t sLOV | _ | Vcc = 5.0 V ±10% | - 80 | 80 | ns | Internal shift |
| | time | t sLOV | _ | Vcc = 3.0 V ±10% | – 120 | 120 | ns | clock mode |
| | Valid SIN → SCK ↑ | t ivsH | _ | Vcc = 5.0 V ±10% | 100 | _ | ns | C∟ = 80 pF |
| | valid SIN → SCN 1 | tivsh | _ | Vcc = 3.0 V ±10% | 200 | _ | ns | + 1 TTL for an |
| www.DataShee | $SCK \uparrow \rightarrow valid SIN hold$ time | tshix | _ | | 1 tcp* | _ | ns | output pin |
| | Serial clock "H" pulse width | tshsl | _ | <u> </u> | 4 tcp* | _ | ns | |
| | Serial clock "L" pulse width | t slsh | _ | | 4 tcp* | _ | ns | External shift |
| | $SCK \downarrow \to SOT$ delay | t sLOV | _ | Vcc = 5.0 V ±10% | | 150 | ns | clock mode |
| | time | tslov | _ | Vcc = 3.0 V ±10% | _ | 200 | ns | C∟ = 80 pF + 1 TTL for an |
| İ | Valid SIN → SCK ↑ | t ivsH | _ | Vcc = 5.0 V ±10% | 60 | _ | ns | output pin |
| | Valla Silv -> SCR | t ivsh | _ | Vcc = 3.0 V ±10% | 120 | _ | ns | oatpat piii |
| | $SCK \uparrow \rightarrow valid SIN hold$ | t shix | _ | Vcc = 5.0 V ±10% | 60 | _ | ns | |
| | time | t shix | _ | Vcc = 3.0 V ±10% | 120 | _ | ns | |

^{*:} For to (internal operating clock cycle time), refer to (3) Clock Timing.

Notes: • These are AC ratings in the CLK synchronous mode.

• C_L is the load capacitor connected to pins while testing.




(12) Timer Input Timing

 $(AVcc = Vcc = 2.7 \text{ V to } 5.5 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

| Parameter | Symbol | Pin name | Condition | Val | Unit | Remarks | |
|-------------------|-----------------|--------------|-----------|--------|------|---------|-------------|
| Farameter | Syllibol | Fili liallie | Condition | Min. | Max. | Oilit | iveillai və |
| Input pulse width | tтıwн, tтıwL | TIN0, TON1 | _ | 4 tcp* | _ | ns | |


^{*:} For top (internal operating clock cycle time), refer to "(3) Clock Timing".



(13) Timer Output Timing

 $(AVcc = Vcc = 2.7 \text{ V to } 5.5 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

| Parameter | Symbol | Pin name | Condition | Val | lue | Linit | Remarks |
|--------------------------|-------------|------------|------------------|------|------|-------|-------------|
| Farameter | Syllibol | Finitianie | Condition | Min. | Max. | Oilit | iveillai ka |
| $CLK \uparrow \to T_OUT$ | t TO | TOT0, TOT1 | Vcc = 5.0 V ±10% | 30 | _ | ns | |
| transition time | t TO | TOT0, TOT1 | Vcc = 3.0 V ±10% | 80 | | ns | |




(14) I²C Timing

 $(AVcc = Vcc = 5.0 V \pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

| | | | ` | | | | , | |
|--------------|--|----------------|---------------|-----------|------|-----------|------|---|
| | Parameter | Symbol | Pin name | Condition | Val | Value Max | | Remarks |
| | Farailletei | Symbol | r III IIaiiie | Condition | Min. | Max. | Unit | Remarks |
| | SCL clock frequency | f scL | _ | | 0 | 100 | kHz | |
| | Bus free time between stop and start conditions | t BUS | _ | | 4.7 | _ | μs | |
| www.DataShee | Hold time (re-transmission) start | t HDSTA | _ | | 4.0 | _ | μs | The first clock pulse is generated after this period. |
| | LOW status hold time of SCL clock | tLOW | | | 4.7 | _ | μs | |
| | HIGH status hold time of SCL clock | tніgн | | | 4.0 | _ | μs | |
| | Setup time for conditions for starting re-transmission | t susta | _ | _ | 4.7 | _ | μs | |
| | Data hold time | t hddat | _ | | 0 | _ | μs | |
| | Data setup time | t SUDAT | _ | | 250 | _ | ns | |
| | Rising time of SDA and SCL signals | t R | _ | | _ | 1000 | ns | |
| | Falling time of SDA and SCL signals | t⊧ | _ | | _ | 300 | ns | |
| | Setup time for stop conditions | t susto | _ | | 4.0 | _ | μs | |

Note: Only MB90675 series has I²C.



5. A/D Converter Electrical Characteristics

(AVcc = Vcc = 2.7 V to 5.5 V, AVss = Vss = 0.0 V, 2.7 V \leq AVRH - AVRL, T_A = -40°C to +85°C)


| Davamatar | Cumbal | Din nama | Condition | | Value | | Unit |
|----------------------------------|------------------|---------------|---|----------------------|----------------------|----------------------|------|
| Parameter | Symbol | Pin name | Condition | Min. | Тур. | Max. | Unit |
| Resolution | _ | _ | | _ | _ | 10 | bit |
| Total error | _ | _ | | _ | _ | ±3.0 | LSB |
| Linearity error | _ | _ | | _ | _ | ±2.0 | LSB |
| Differential linearity error | _ | _ | | _ | _ | ±1.5 | LSB |
| Zero transition voltage | Vот | AN0 to AN7 | _ | AVRL - 1.5 LSB | AVRL + 0.5 LSB | AVRL + 2.5 LSB | mV |
| Full-scale transition voltage | V _{FST} | AN0 to AN7 | | AVRH - 4.5 LSB | AVRH - 1.5 LSB | AVRH + 0.5 LSB | mV |
| Conversion time | _ | | $Vcc = 5.0 V \pm 10\%$ at machine clock of 16 MHz | 6.125 | _ | _ | μs |
| Conversion time | _ | _ | $V_{\text{CC}} = 3.0 \text{ V} \pm 10\%$ at machine clock of 8 MHz | 12.25 | _ | _ | μs |
| Analog port input current | Iain | AN0 to AN7 | | | 0.1 | 10 | μА |
| Analog input voltage | VAIN | AN0 to AN7 | | AVRL | _ | AVRH | V |
| Reference voltage | _ | AVRH | _ | AVRL – 2.7 | _ | AVcc | V |
| Therefelice voltage | _ | AVRL | | 0 | _ | AVRH - 2.7 | V |
| | la | AVcc | | | 3 | _ | mA |
| Power supply current | Іан | AVcc | Supply current when CPU stopped and A/D converter not in operation (Vcc = AVcc = AVRH = 5.0 V) | - | _ | 5 | μΑ |
| | I R | AVRH | _ | _ | 200 | _ | μΑ |
| Reference voltage supply current | Ігн | AVRH | Supply current when CPU stopped and A/D converter not in operation (Vcc = AVcc = AVRH = 5.0 V) | _ | _ | 5 | μΑ |
| Offset between channels | _ | AN0 to AN7 | _ | _ | _ | 4 | LSB |

6. A/D Converter Glossary

Resolution: Analog changes that are identifiable with the A/D converter


Differential linearity error:The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

Total error: The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.



(Continued)






7. Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions. Output impedance values of the external circuit of 7 k Ω or lower are recommended.

When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor and internal capacitor.

When the output impedance of the external circuit is too high, the sampling time for analog voltages may not be sufficient (sampling time = $3.75 \,\mu s$ @machine clock of $16 \,MHz$).




• Error


The smaller the | AVRH - AVRL |, the greater the error would become relatively.

■ EXAMPLE CHARACTERISTICS


(1) "H" Level Output Voltage




(2) "L" Level Output Voltage




(CMOS Input)




(3) "H" Level Input Voltage/"L" Level Input Voltage (4) "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)



(5) Power Supply Current (fcp = Internal Operating Clock Frequency)



(6) Pull-up Resistance



■ MASK OPTIONS

• MB90670 series

| | | | MB90671 | | |
|--------------|--------------------|---|-------------------------------|--------------------------------|--------------------------|
| | | Part number | MB90672 | MB90P673 | MB90V670 |
| | No. | | MB90673 | | |
| | | Specifying procedure | Specify when ordering masking | Set with EPROM pro- grammer | Setting not possible |
| www.DataShee | 4U.com 1 | Pull-up resistors P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P60 to P67, P70 to P77, P80, RST, MD1, MD0 | Specify by pin | Specify by pin | Without pull-up resistor |
| | 2 | Pull-down resistors MD1, MD0 | Specify by pin | Specify by pin | Without pull-up resistor |

• MB90675 series

| No. | Part number | MB90676 MB90677 MB90678 | MB90P678 | MB90V670 |
|-----|--|-------------------------------|--------------------------------|--------------------------|
| | Specifying procedure | Specify when ordering masking | Set with EPROM pro- grammer | Setting not possible |
| 1 | Pull-up resistors P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P60 to P67, P70 to P77, P80 to P86, P90, P91, PA0 to PA7, PB0 to PB2, RST, MD1, MD0 | Specify by pin | Specify by pin | Without pull-up resistor |
| 2 | Pull-down resistors MD1, MD0 | Specify by pin | Specify by pin | Without pull-up resistor |

Notes: • The pull-up register configured as a port pin is switched-off in the stop mode and during the hardware standby.


• In turning on power, option settings can not be made until clocks are supplied because 8 machine cycles are needed for option settings for the MB90P670/P675.


■ ORDERING INFORMATION

| Part number | Package | Remarks |
|--|--|---------|
| MB90671PFV MB90672PFV MB90673PFV MB90T673PFV MB90P673PFV | 80-pin Plastic LQFP (FPT-80P-M05) | |
| MB90671PF MB90672PF 4MB90673PF MB90T673PF MB90P673PF | 80-pin Plastic QFP (FPT-80P-M06) | |
| MB90676PFV MB90677PFV MB90678PFV MB90T678PFV MB90P678PFV | 100-pin Plastic LQFP (FPT-100P-M05) | |
| MB90676PF MB90677PF MB90678PF MB90T678PF MB90P678PF | 100-pin Plastic QFP (FPT-100P-M06) | |


D-4-01-


■ PACKAGE DIMENSIONS





(Continued)





FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0111 © FUJITSU LIMITED Printed in Japan